
Baoquoc N. To
Examiner (ID: 15774, Phone: (571)272-4041 , Office: P/2154 )
| Most Active Art Unit | 2154 |
| Art Unit(s) | 2162, 2154, 2172 |
| Total Applications | 1281 |
| Issued Applications | 1076 |
| Pending Applications | 78 |
| Abandoned Applications | 142 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11981563
[patent_doc_number] => 20170285717
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-05
[patent_title] => 'METHOD AND APPARATUS TO IMPROVE ENERGY EFFICIENCY OF PARALLEL TASKS'
[patent_app_type] => utility
[patent_app_number] => 15/087095
[patent_app_country] => US
[patent_app_date] => 2016-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2809
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15087095
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/087095 | Method and apparatus to improve energy efficiency of parallel tasks | Mar 30, 2016 | Issued |
Array
(
[id] => 12194339
[patent_doc_number] => 09898069
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-02-20
[patent_title] => 'Power reduction methods for variable sized tables'
[patent_app_type] => utility
[patent_app_number] => 15/087291
[patent_app_country] => US
[patent_app_date] => 2016-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 10828
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15087291
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/087291 | Power reduction methods for variable sized tables | Mar 30, 2016 | Issued |
Array
(
[id] => 13212117
[patent_doc_number] => 10120427
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-11-06
[patent_title] => Multi-chip reference counting power management
[patent_app_type] => utility
[patent_app_number] => 15/086002
[patent_app_country] => US
[patent_app_date] => 2016-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9117
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15086002
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/086002 | Multi-chip reference counting power management | Mar 29, 2016 | Issued |
Array
(
[id] => 11909903
[patent_doc_number] => 09778712
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-10-03
[patent_title] => 'Method of integrating a server using alternating current power into a server system using direct current power and alternative junction device therefor'
[patent_app_type] => utility
[patent_app_number] => 15/085579
[patent_app_country] => US
[patent_app_date] => 2016-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 3389
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15085579
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/085579 | Method of integrating a server using alternating current power into a server system using direct current power and alternative junction device therefor | Mar 29, 2016 | Issued |
Array
(
[id] => 11981554
[patent_doc_number] => 20170285708
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-05
[patent_title] => 'Power Supply Interface Light Load Signal'
[patent_app_type] => utility
[patent_app_number] => 15/086007
[patent_app_country] => US
[patent_app_date] => 2016-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8100
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15086007
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/086007 | Power supply interface light load signal | Mar 29, 2016 | Issued |
Array
(
[id] => 15730357
[patent_doc_number] => 10613606
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-07
[patent_title] => Wireless component state based power management
[patent_app_type] => utility
[patent_app_number] => 15/072795
[patent_app_country] => US
[patent_app_date] => 2016-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 8554
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15072795
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/072795 | Wireless component state based power management | Mar 16, 2016 | Issued |
Array
(
[id] => 11069672
[patent_doc_number] => 20160266636
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-15
[patent_title] => 'METHOD FOR REGULATING A SYSTEM FOR CONTROLLING A TERMINAL DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/068401
[patent_app_country] => US
[patent_app_date] => 2016-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7200
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15068401
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/068401 | Method for regulating a system for controlling a terminal device | Mar 10, 2016 | Issued |
Array
(
[id] => 12213907
[patent_doc_number] => 09910716
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-03-06
[patent_title] => 'Synchronization in a multi-processor computing system'
[patent_app_type] => utility
[patent_app_number] => 15/068166
[patent_app_country] => US
[patent_app_date] => 2016-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 17
[patent_no_of_words] => 14106
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15068166
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/068166 | Synchronization in a multi-processor computing system | Mar 10, 2016 | Issued |
Array
(
[id] => 11109665
[patent_doc_number] => 20160306635
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-10-20
[patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 15/066957
[patent_app_country] => US
[patent_app_date] => 2016-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 9438
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15066957
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/066957 | Semiconductor integrated circuit including a system controlling circuit | Mar 9, 2016 | Issued |
Array
(
[id] => 11951263
[patent_doc_number] => 20170255414
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-07
[patent_title] => 'INTELLIGENT WIDE PORT PHY USAGE'
[patent_app_type] => utility
[patent_app_number] => 15/061768
[patent_app_country] => US
[patent_app_date] => 2016-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 13186
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15061768
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/061768 | Intelligent wide port phy usage | Mar 3, 2016 | Issued |
Array
(
[id] => 11501218
[patent_doc_number] => 20170075403
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-16
[patent_title] => 'SEMICONDUCTOR DEVICE THAT EMPLOYS SATA POWER SUPPLY TERMINALS FOR DATA TRANSMISSION'
[patent_app_type] => utility
[patent_app_number] => 15/061810
[patent_app_country] => US
[patent_app_date] => 2016-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3956
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15061810
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/061810 | Semiconductor device that employs SATA power supply terminals for data transmission | Mar 3, 2016 | Issued |
Array
(
[id] => 13226041
[patent_doc_number] => 10126794
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-13
[patent_title] => Electronic device, method for power management in electronic device and recording medium
[patent_app_type] => utility
[patent_app_number] => 15/054636
[patent_app_country] => US
[patent_app_date] => 2016-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 17
[patent_no_of_words] => 14399
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15054636
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/054636 | Electronic device, method for power management in electronic device and recording medium | Feb 25, 2016 | Issued |
Array
(
[id] => 12393132
[patent_doc_number] => 09965292
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-05-08
[patent_title] => Method of bluetooth pairing with UEFI firmware and computer system thereof
[patent_app_type] => utility
[patent_app_number] => 15/054171
[patent_app_country] => US
[patent_app_date] => 2016-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5285
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15054171
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/054171 | Method of bluetooth pairing with UEFI firmware and computer system thereof | Feb 25, 2016 | Issued |
Array
(
[id] => 13212119
[patent_doc_number] => 10120428
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-06
[patent_title] => Electronic device and method for managing power in electronic device
[patent_app_type] => utility
[patent_app_number] => 15/054879
[patent_app_country] => US
[patent_app_date] => 2016-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 41
[patent_figures_cnt] => 97
[patent_no_of_words] => 16045
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15054879
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/054879 | Electronic device and method for managing power in electronic device | Feb 25, 2016 | Issued |
Array
(
[id] => 11086285
[patent_doc_number] => 20160283250
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-29
[patent_title] => 'BOOT CONTROLLING PROCESSING APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 15/054242
[patent_app_country] => US
[patent_app_date] => 2016-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 10097
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15054242
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/054242 | BOOT CONTROLLING PROCESSING APPARATUS | Feb 25, 2016 | Abandoned |
Array
(
[id] => 11056220
[patent_doc_number] => 20160253183
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-01
[patent_title] => 'APPARATUS AND METHOD FOR COMPILE TIME CONSTRUCTION OF MEMORY STRUCTURES'
[patent_app_type] => utility
[patent_app_number] => 15/053486
[patent_app_country] => US
[patent_app_date] => 2016-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7564
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15053486
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/053486 | Apparatus and method for compile time construction of memory structures | Feb 24, 2016 | Issued |
Array
(
[id] => 14394623
[patent_doc_number] => 10310593
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-04
[patent_title] => Electronic mobile device
[patent_app_type] => utility
[patent_app_number] => 15/560302
[patent_app_country] => US
[patent_app_date] => 2016-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 7308
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15560302
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/560302 | Electronic mobile device | Feb 23, 2016 | Issued |
Array
(
[id] => 12039237
[patent_doc_number] => 09817470
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-11-14
[patent_title] => 'Processor power management responsive to a sequence of an instruction stream'
[patent_app_type] => utility
[patent_app_number] => 15/052786
[patent_app_country] => US
[patent_app_date] => 2016-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6507
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15052786
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/052786 | Processor power management responsive to a sequence of an instruction stream | Feb 23, 2016 | Issued |
Array
(
[id] => 17137960
[patent_doc_number] => 11139530
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-05
[patent_title] => Space saving, modular, hot-pluggable power modules
[patent_app_type] => utility
[patent_app_number] => 15/777250
[patent_app_country] => US
[patent_app_date] => 2016-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 2928
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15777250
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/777250 | Space saving, modular, hot-pluggable power modules | Jan 28, 2016 | Issued |
Array
(
[id] => 14427329
[patent_doc_number] => 10318468
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-11
[patent_title] => FPGA-based interface signal remapping method
[patent_app_type] => utility
[patent_app_number] => 15/565870
[patent_app_country] => US
[patent_app_date] => 2016-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2305
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15565870
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/565870 | FPGA-based interface signal remapping method | Jan 3, 2016 | Issued |