Barbara J Bullock

Array ( [id] => 5019444 [patent_doc_number] => 20070145410 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-28 [patent_title] => 'JFET WITH DRAIN AND/OR SOURCE MODIFICATON IMPLANT' [patent_app_type] => utility [patent_app_number] => 11/566099 [patent_app_country] => US [patent_app_date] => 2006-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2555 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0145/20070145410.pdf [firstpage_image] =>[orig_patent_app_number] => 11566099 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8104849 [patent_doc_number] => 08154066 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-04-10 [patent_title] => 'Titanium aluminum oxide films' [patent_app_type] => utility [patent_app_number] => 11/566042 [patent_app_country] => US [patent_app_date] => 2006-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 12197 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/154/08154066.pdf [firstpage_image] =>[orig_patent_app_number] => 11566042 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 292690 [patent_doc_number] => 07544984 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-06-09 [patent_title] => 'Gettering using voids formed by surface transformation' [patent_app_type] => utility [patent_app_number] => 11/606479 [patent_app_country] => US [patent_app_date] => 2006-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 32 [patent_no_of_words] => 6738 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/544/07544984.pdf [firstpage_image] =>[orig_patent_app_number] => 11606479 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4829313 [patent_doc_number] => 20080128818 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-06-05 [patent_title] => 'ESD structure for high voltage ESD protection' [patent_app_type] => utility [patent_app_number] => 11/606424 [patent_app_country] => US [patent_app_date] => 2006-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3261 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0128/20080128818.pdf [firstpage_image] =>[orig_patent_app_number] => 11606424 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 270846 [patent_doc_number] => 07564082 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-07-21 [patent_title] => 'Gettering using voids formed by surface transformation' [patent_app_type] => utility [patent_app_number] => 11/606503 [patent_app_country] => US [patent_app_date] => 2006-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 32 [patent_no_of_words] => 6863 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 219 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/564/07564082.pdf [firstpage_image] =>[orig_patent_app_number] => 11606503 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4800471 [patent_doc_number] => 20080012058 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-01-17 [patent_title] => 'Semiconductor device and method of manufacturing same' [patent_app_type] => utility [patent_app_number] => 11/605304 [patent_app_country] => US [patent_app_date] => 2006-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 50 [patent_figures_cnt] => 50 [patent_no_of_words] => 8509 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0012/20080012058.pdf [firstpage_image] =>[orig_patent_app_number] => 11605304 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 122734 [patent_doc_number] => 07709887 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-05-04 [patent_title] => 'Semiconductor component and method' [patent_app_type] => utility [patent_app_number] => 11/604984 [patent_app_country] => US [patent_app_date] => 2006-11-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 13 [patent_no_of_words] => 7157 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 219 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/709/07709887.pdf [firstpage_image] =>[orig_patent_app_number] => 11604984 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 160069 [patent_doc_number] => 07675093 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-03-09 [patent_title] => 'Antiblooming imaging apparatus, system, and methods' [patent_app_type] => utility [patent_app_number] => 11/605103 [patent_app_country] => US [patent_app_date] => 2006-11-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 21 [patent_no_of_words] => 10874 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/675/07675093.pdf [firstpage_image] =>[orig_patent_app_number] => 11605103 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5108723 [patent_doc_number] => 20070067601 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-22 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/601701 [patent_app_country] => US [patent_app_date] => 2006-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2453 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0067/20070067601.pdf [firstpage_image] =>[orig_patent_app_number] => 11601701 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 902882 [patent_doc_number] => 07335532 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-02-26 [patent_title] => 'Method of assembly for multi-flip chip on lead frame on overmolded IC package' [patent_app_type] => utility [patent_app_number] => 11/560935 [patent_app_country] => US [patent_app_date] => 2006-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 28 [patent_no_of_words] => 3182 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/335/07335532.pdf [firstpage_image] =>[orig_patent_app_number] => 11560935 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5152101 [patent_doc_number] => 20070034983 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-02-15 [patent_title] => 'CMOS imager with selectively silicided gates' [patent_app_type] => utility [patent_app_number] => 11/585199 [patent_app_country] => US [patent_app_date] => 2006-10-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 7569 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0034/20070034983.pdf [firstpage_image] =>[orig_patent_app_number] => 11585199 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8029153 [patent_doc_number] => 08143661 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-03-27 [patent_title] => 'Memory cell system with charge trap' [patent_app_type] => utility [patent_app_number] => 11/539984 [patent_app_country] => US [patent_app_date] => 2006-10-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 3677 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/143/08143661.pdf [firstpage_image] =>[orig_patent_app_number] => 11539984 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5191914 [patent_doc_number] => 20070080396 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-04-12 [patent_title] => 'METAL OXIDE SEMICONDUCTOR DEVICE AND FABRICATING METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 11/539144 [patent_app_country] => US [patent_app_date] => 2006-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3361 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0080/20070080396.pdf [firstpage_image] =>[orig_patent_app_number] => 11539144 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 360081 [patent_doc_number] => 07485960 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-02-03 [patent_title] => 'Semiconductor device and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 11/543153 [patent_app_country] => US [patent_app_date] => 2006-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 13 [patent_no_of_words] => 3764 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/485/07485960.pdf [firstpage_image] =>[orig_patent_app_number] => 11543153 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5191971 [patent_doc_number] => 20070080453 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-04-12 [patent_title] => 'Semiconductor chip having a bump with conductive particles and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 11/542283 [patent_app_country] => US [patent_app_date] => 2006-10-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2810 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0080/20070080453.pdf [firstpage_image] =>[orig_patent_app_number] => 11542283 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4941739 [patent_doc_number] => 20080079062 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-04-03 [patent_title] => 'DUAL BIT FLASH MEMORY DEVICES AND METHODS FOR FABRICATING THE SAME' [patent_app_type] => utility [patent_app_number] => 11/538404 [patent_app_country] => US [patent_app_date] => 2006-10-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4058 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0079/20080079062.pdf [firstpage_image] =>[orig_patent_app_number] => 11538404 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 359631 [patent_doc_number] => 07485510 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-02-03 [patent_title] => 'Field effect device including inverted V shaped channel region and method for fabrication thereof' [patent_app_type] => utility [patent_app_number] => 11/538174 [patent_app_country] => US [patent_app_date] => 2006-10-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 41 [patent_no_of_words] => 6273 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/485/07485510.pdf [firstpage_image] =>[orig_patent_app_number] => 11538174 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4982566 [patent_doc_number] => 20070087124 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-04-19 [patent_title] => 'COMPOSITION FOR FORMING POROUS FILM, POROUS FILM AND METHOD FOR FORMING THE SAME, INTERLEVEL INSULATOR FILM, AND SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 11/537697 [patent_app_country] => US [patent_app_date] => 2006-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 8382 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0087/20070087124.pdf [firstpage_image] =>[orig_patent_app_number] => 11537697 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4941742 [patent_doc_number] => 20080079065 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-04-03 [patent_title] => 'Novel U-Shape Metal-Oxide-Semiconductor (UMOS) Gate Structure For High Power MOS-Based Semiconductor Devices' [patent_app_type] => utility [patent_app_number] => 11/537454 [patent_app_country] => US [patent_app_date] => 2006-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4491 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0079/20080079065.pdf [firstpage_image] =>[orig_patent_app_number] => 11537454 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4941771 [patent_doc_number] => 20080079094 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-04-03 [patent_title] => 'Methods for inducing strain in non-planar transistor structures' [patent_app_type] => utility [patent_app_number] => 11/540863 [patent_app_country] => US [patent_app_date] => 2006-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 3652 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0079/20080079094.pdf [firstpage_image] =>[orig_patent_app_number] => 11540863 [rel_patent_id] =>[rel_patent_doc_number] =>)