Barbara J Bullock

Array ( [id] => 5599583 [patent_doc_number] => 20060289928 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-28 [patent_title] => 'Insulated gate type semiconductor device and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 10/573793 [patent_app_country] => US [patent_app_date] => 2004-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 31 [patent_figures_cnt] => 31 [patent_no_of_words] => 12385 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0289/20060289928.pdf [firstpage_image] =>[orig_patent_app_number] => 10573793 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7033767 [patent_doc_number] => 20050032277 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-10 [patent_title] => 'Random access memory cell and method for fabricating same' [patent_app_type] => utility [patent_app_number] => 10/937424 [patent_app_country] => US [patent_app_date] => 2004-09-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5269 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0032/20050032277.pdf [firstpage_image] =>[orig_patent_app_number] => 10937424 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 634066 [patent_doc_number] => 07129122 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-10-31 [patent_title] => 'Semiconductor memory cell and semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 10/933388 [patent_app_country] => US [patent_app_date] => 2004-09-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 28 [patent_figures_cnt] => 90 [patent_no_of_words] => 15296 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/129/07129122.pdf [firstpage_image] =>[orig_patent_app_number] => 10933388 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 480247 [patent_doc_number] => 07224065 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-05-29 [patent_title] => 'Contact/via force fill techniques and resulting structures' [patent_app_type] => utility [patent_app_number] => 10/933733 [patent_app_country] => US [patent_app_date] => 2004-09-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 4181 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/224/07224065.pdf [firstpage_image] =>[orig_patent_app_number] => 10933733 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 512157 [patent_doc_number] => 07199411 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-04-03 [patent_title] => 'Solid-state imaging device and camera' [patent_app_type] => utility [patent_app_number] => 10/930814 [patent_app_country] => US [patent_app_date] => 2004-09-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 18 [patent_no_of_words] => 5322 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/199/07199411.pdf [firstpage_image] =>[orig_patent_app_number] => 10930814 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7198335 [patent_doc_number] => 20050051811 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-10 [patent_title] => 'Semiconductor device, a manufacturing method thereof, and a camera' [patent_app_type] => utility [patent_app_number] => 10/930824 [patent_app_country] => US [patent_app_date] => 2004-09-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 7466 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0051/20050051811.pdf [firstpage_image] =>[orig_patent_app_number] => 10930824 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 944314 [patent_doc_number] => 06967368 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-11-22 [patent_title] => 'Ferro-electric memory device and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 10/930803 [patent_app_country] => US [patent_app_date] => 2004-09-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 50 [patent_no_of_words] => 10704 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 226 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/967/06967368.pdf [firstpage_image] =>[orig_patent_app_number] => 10930803 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6903444 [patent_doc_number] => 20050098839 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-05-12 [patent_title] => 'Semiconductor devices having different gate dielectrics and methods for manufacturing the same' [patent_app_type] => utility [patent_app_number] => 10/930943 [patent_app_country] => US [patent_app_date] => 2004-09-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 5856 [patent_no_of_claims] => 67 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0098/20050098839.pdf [firstpage_image] =>[orig_patent_app_number] => 10930943 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7154673 [patent_doc_number] => 20050026358 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-03 [patent_title] => 'Method for manufacturing semiconductor integrated circuit device' [patent_app_type] => utility [patent_app_number] => 10/930845 [patent_app_country] => US [patent_app_date] => 2004-09-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 10705 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0026/20050026358.pdf [firstpage_image] =>[orig_patent_app_number] => 10930845 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 941253 [patent_doc_number] => 06969644 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-11-29 [patent_title] => 'Versatile system for triple-gated transistors with engineered corners' [patent_app_type] => utility [patent_app_number] => 10/930273 [patent_app_country] => US [patent_app_date] => 2004-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 3695 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/969/06969644.pdf [firstpage_image] =>[orig_patent_app_number] => 10930273 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 954115 [patent_doc_number] => 06958530 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-10-25 [patent_title] => 'Rectification chip terminal structure' [patent_app_type] => utility [patent_app_number] => 10/929484 [patent_app_country] => US [patent_app_date] => 2004-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 1241 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/958/06958530.pdf [firstpage_image] =>[orig_patent_app_number] => 10929484 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6975472 [patent_doc_number] => 20050285187 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-12-29 [patent_title] => 'Strained-silicon CMOS device and method' [patent_app_type] => utility [patent_app_number] => 10/930404 [patent_app_country] => US [patent_app_date] => 2004-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 11769 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0285/20050285187.pdf [firstpage_image] =>[orig_patent_app_number] => 10930404 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5898271 [patent_doc_number] => 20060043504 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-02 [patent_title] => 'Atomic layer deposited titanium aluminum oxide films' [patent_app_type] => utility [patent_app_number] => 10/931533 [patent_app_country] => US [patent_app_date] => 2004-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 12203 [patent_no_of_claims] => 85 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0043/20060043504.pdf [firstpage_image] =>[orig_patent_app_number] => 10931533 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7031162 [patent_doc_number] => 20050029683 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-10 [patent_title] => 'Gettering using voids formed by surface transformation' [patent_app_type] => utility [patent_app_number] => 10/931344 [patent_app_country] => US [patent_app_date] => 2004-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 6937 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0029/20050029683.pdf [firstpage_image] =>[orig_patent_app_number] => 10931344 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7154758 [patent_doc_number] => 20050026396 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-03 [patent_title] => 'Method of etching substrates' [patent_app_type] => utility [patent_app_number] => 10/928202 [patent_app_country] => US [patent_app_date] => 2004-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5656 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0026/20050026396.pdf [firstpage_image] =>[orig_patent_app_number] => 10928202 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 770071 [patent_doc_number] => 07005667 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-02-28 [patent_title] => 'Broad-spectrum A1(1-x-y)InyGaxN light emitting diodes and solid state white light emitting devices' [patent_app_type] => utility [patent_app_number] => 10/929354 [patent_app_country] => US [patent_app_date] => 2004-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6363 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/005/07005667.pdf [firstpage_image] =>[orig_patent_app_number] => 10929354 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5898287 [patent_doc_number] => 20060043520 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-02 [patent_title] => 'Active photosensitive structure with buried depletion layer' [patent_app_type] => utility [patent_app_number] => 10/928314 [patent_app_country] => US [patent_app_date] => 2004-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4460 [patent_no_of_claims] => 47 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0043/20060043520.pdf [firstpage_image] =>[orig_patent_app_number] => 10928314 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 902938 [patent_doc_number] => 07335543 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-02-26 [patent_title] => 'MOS device for high voltage operation and method of manufacture' [patent_app_type] => utility [patent_app_number] => 10/928004 [patent_app_country] => US [patent_app_date] => 2004-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3566 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 263 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/335/07335543.pdf [firstpage_image] =>[orig_patent_app_number] => 10928004 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5903571 [patent_doc_number] => 20060046449 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-02 [patent_title] => 'METAL GATE STRUCTURE FOR MOS DEVICES' [patent_app_type] => utility [patent_app_number] => 10/927943 [patent_app_country] => US [patent_app_date] => 2004-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3623 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0046/20060046449.pdf [firstpage_image] =>[orig_patent_app_number] => 10927943 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5898272 [patent_doc_number] => 20060043505 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-02 [patent_title] => 'Semiconductor constructions, and methods of forming gatelines and transistor devices' [patent_app_type] => utility [patent_app_number] => 10/928514 [patent_app_country] => US [patent_app_date] => 2004-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4161 [patent_no_of_claims] => 57 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0043/20060043505.pdf [firstpage_image] =>[orig_patent_app_number] => 10928514 [rel_patent_id] =>[rel_patent_doc_number] =>)