Barbara J Bullock
Examiner (ID: 9881)
Most Active Art Unit | 2901 |
Art Unit(s) | 2900, 2912, 2901, 2902 |
Total Applications | 4468 |
Issued Applications | 4372 |
Pending Applications | 0 |
Abandoned Applications | 96 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 7080650
[patent_doc_number] => 20050046030
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-03
[patent_title] => 'Laminated structure, method of manufacturing the same and ultrasonic transducer array'
[patent_app_type] => utility
[patent_app_number] => 10/927114
[patent_app_country] => US
[patent_app_date] => 2004-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6576
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0046/20050046030.pdf
[firstpage_image] =>[orig_patent_app_number] => 10927114
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/927114 | Laminated structure, method of manufacturing the same and ultrasonic transducer array | Aug 26, 2004 | Issued |
Array
(
[id] => 7080609
[patent_doc_number] => 20050045989
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-03
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 10/928503
[patent_app_country] => US
[patent_app_date] => 2004-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2448
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0045/20050045989.pdf
[firstpage_image] =>[orig_patent_app_number] => 10928503
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/928503 | Semiconductor device | Aug 26, 2004 | Issued |
Array
(
[id] => 655771
[patent_doc_number] => 07109551
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-09-19
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 10/927434
[patent_app_country] => US
[patent_app_date] => 2004-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 38
[patent_no_of_words] => 14291
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/109/07109551.pdf
[firstpage_image] =>[orig_patent_app_number] => 10927434
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/927434 | Semiconductor device | Aug 26, 2004 | Issued |
Array
(
[id] => 6915619
[patent_doc_number] => 20050093180
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-05-05
[patent_title] => 'Chip scale packaged semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 10/924973
[patent_app_country] => US
[patent_app_date] => 2004-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3324
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0093/20050093180.pdf
[firstpage_image] =>[orig_patent_app_number] => 10924973
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/924973 | Chip scale packaged semiconductor device | Aug 24, 2004 | Abandoned |
Array
(
[id] => 779549
[patent_doc_number] => 06995417
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-02-07
[patent_title] => 'Semiconductor device having ferroelectric capacitors'
[patent_app_type] => utility
[patent_app_number] => 10/924854
[patent_app_country] => US
[patent_app_date] => 2004-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 3034
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/995/06995417.pdf
[firstpage_image] =>[orig_patent_app_number] => 10924854
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/924854 | Semiconductor device having ferroelectric capacitors | Aug 24, 2004 | Issued |
Array
(
[id] => 7080539
[patent_doc_number] => 20050045919
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-03
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 10/924804
[patent_app_country] => US
[patent_app_date] => 2004-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 66
[patent_figures_cnt] => 66
[patent_no_of_words] => 29610
[patent_no_of_claims] => 146
[patent_no_of_ind_claims] => 11
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0045/20050045919.pdf
[firstpage_image] =>[orig_patent_app_number] => 10924804
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/924804 | Semiconductor device | Aug 24, 2004 | Issued |
Array
(
[id] => 708588
[patent_doc_number] => 07061022
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-06-13
[patent_title] => 'Lateral heat spreading layers for epi-side up ridge waveguide semiconductor lasers'
[patent_app_type] => utility
[patent_app_number] => 10/927653
[patent_app_country] => US
[patent_app_date] => 2004-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 5181
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/061/07061022.pdf
[firstpage_image] =>[orig_patent_app_number] => 10927653
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/927653 | Lateral heat spreading layers for epi-side up ridge waveguide semiconductor lasers | Aug 23, 2004 | Issued |
Array
(
[id] => 5898204
[patent_doc_number] => 20060043437
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-02
[patent_title] => 'Transparent metal shielded isolation for image sensors'
[patent_app_type] => utility
[patent_app_number] => 10/923693
[patent_app_country] => US
[patent_app_date] => 2004-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4146
[patent_no_of_claims] => 63
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0043/20060043437.pdf
[firstpage_image] =>[orig_patent_app_number] => 10923693
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/923693 | Transparent metal shielded isolation for image sensors | Aug 23, 2004 | Issued |
Array
(
[id] => 766100
[patent_doc_number] => 07008806
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-03-07
[patent_title] => 'Multi-subband criterion for the design of a double-barrier quantum-well intrinsic oscillator'
[patent_app_type] => utility
[patent_app_number] => 10/927654
[patent_app_country] => US
[patent_app_date] => 2004-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 14240
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/008/07008806.pdf
[firstpage_image] =>[orig_patent_app_number] => 10927654
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/927654 | Multi-subband criterion for the design of a double-barrier quantum-well intrinsic oscillator | Aug 23, 2004 | Issued |
Array
(
[id] => 944320
[patent_doc_number] => 06967374
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-11-22
[patent_title] => 'Power semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 10/923743
[patent_app_country] => US
[patent_app_date] => 2004-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 6502
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/967/06967374.pdf
[firstpage_image] =>[orig_patent_app_number] => 10923743
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/923743 | Power semiconductor device | Aug 23, 2004 | Issued |
10/926452 | Selective passivation of exposed silicon | Aug 23, 2004 | Abandoned |
Array
(
[id] => 559560
[patent_doc_number] => 07161199
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-01-09
[patent_title] => 'Transistor structure with stress modification and capacitive reduction feature in a width direction and method thereof'
[patent_app_type] => utility
[patent_app_number] => 10/925084
[patent_app_country] => US
[patent_app_date] => 2004-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 5750
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/161/07161199.pdf
[firstpage_image] =>[orig_patent_app_number] => 10925084
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/925084 | Transistor structure with stress modification and capacitive reduction feature in a width direction and method thereof | Aug 23, 2004 | Issued |
Array
(
[id] => 759290
[patent_doc_number] => 07015544
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-03-21
[patent_title] => 'Intergrated circuit employable with a power converter'
[patent_app_type] => utility
[patent_app_number] => 10/924003
[patent_app_country] => US
[patent_app_date] => 2004-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 14833
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/015/07015544.pdf
[firstpage_image] =>[orig_patent_app_number] => 10924003
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/924003 | Intergrated circuit employable with a power converter | Aug 22, 2004 | Issued |
Array
(
[id] => 620434
[patent_doc_number] => 07141851
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-11-28
[patent_title] => 'Transistors having a recessed channel region'
[patent_app_type] => utility
[patent_app_number] => 10/922344
[patent_app_country] => US
[patent_app_date] => 2004-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 54
[patent_no_of_words] => 6570
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/141/07141851.pdf
[firstpage_image] =>[orig_patent_app_number] => 10922344
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/922344 | Transistors having a recessed channel region | Aug 19, 2004 | Issued |
Array
(
[id] => 7101407
[patent_doc_number] => 20050104133
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-05-19
[patent_title] => 'Semiconductor integrated circuit device'
[patent_app_type] => utility
[patent_app_number] => 10/921854
[patent_app_country] => US
[patent_app_date] => 2004-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 43
[patent_figures_cnt] => 43
[patent_no_of_words] => 21116
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0104/20050104133.pdf
[firstpage_image] =>[orig_patent_app_number] => 10921854
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/921854 | Semiconductor integrated circuit device | Aug 19, 2004 | Issued |
Array
(
[id] => 7195244
[patent_doc_number] => 20050041278
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-02-24
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 10/921474
[patent_app_country] => US
[patent_app_date] => 2004-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 10327
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0041/20050041278.pdf
[firstpage_image] =>[orig_patent_app_number] => 10921474
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/921474 | Semiconductor device | Aug 18, 2004 | Issued |
Array
(
[id] => 289319
[patent_doc_number] => 07547935
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-06-16
[patent_title] => 'Semiconductor devices including buried digit lines that are laterally offset from corresponding active-device regions'
[patent_app_type] => utility
[patent_app_number] => 10/920938
[patent_app_country] => US
[patent_app_date] => 2004-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 21
[patent_no_of_words] => 4987
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/547/07547935.pdf
[firstpage_image] =>[orig_patent_app_number] => 10920938
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/920938 | Semiconductor devices including buried digit lines that are laterally offset from corresponding active-device regions | Aug 16, 2004 | Issued |
Array
(
[id] => 6922926
[patent_doc_number] => 20050236181
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-10-27
[patent_title] => 'Novel ECP method for preventing the formation of voids and contamination in vias'
[patent_app_type] => utility
[patent_app_number] => 10/917543
[patent_app_country] => US
[patent_app_date] => 2004-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4749
[patent_no_of_claims] => 47
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0236/20050236181.pdf
[firstpage_image] =>[orig_patent_app_number] => 10917543
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/917543 | Novel ECP method for preventing the formation of voids and contamination in vias | Aug 11, 2004 | Abandoned |
Array
(
[id] => 7101346
[patent_doc_number] => 20050104072
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-05-19
[patent_title] => 'Localized annealing of metal-silicon carbide ohmic contacts and devices so formed'
[patent_app_type] => utility
[patent_app_number] => 10/916113
[patent_app_country] => US
[patent_app_date] => 2004-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 7612
[patent_no_of_claims] => 63
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0104/20050104072.pdf
[firstpage_image] =>[orig_patent_app_number] => 10916113
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/916113 | Localized annealing of metal-silicon carbide ohmic contacts and devices so formed | Aug 10, 2004 | Abandoned |
Array
(
[id] => 394340
[patent_doc_number] => 07298039
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-11-20
[patent_title] => 'Electronic circuit device'
[patent_app_type] => utility
[patent_app_number] => 10/910903
[patent_app_country] => US
[patent_app_date] => 2004-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 22909
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 13
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/298/07298039.pdf
[firstpage_image] =>[orig_patent_app_number] => 10910903
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/910903 | Electronic circuit device | Aug 3, 2004 | Issued |