Barbara J Bullock

Array ( [id] => 7089193 [patent_doc_number] => 20050009306 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-13 [patent_title] => 'Semiconductor device and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 10/910578 [patent_app_country] => US [patent_app_date] => 2004-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 8653 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0009/20050009306.pdf [firstpage_image] =>[orig_patent_app_number] => 10910578 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7086596 [patent_doc_number] => 20050006708 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-13 [patent_title] => 'Method for removal of a spacer' [patent_app_type] => utility [patent_app_number] => 10/894172 [patent_app_country] => US [patent_app_date] => 2004-07-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3825 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0006/20050006708.pdf [firstpage_image] =>[orig_patent_app_number] => 10894172 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7619761 [patent_doc_number] => 06943424 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-09-13 [patent_title] => 'Electronic package having a patterned layer on backside of its substrate, and the fabrication thereof' [patent_app_type] => utility [patent_app_number] => 10/885654 [patent_app_country] => US [patent_app_date] => 2004-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3304 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/943/06943424.pdf [firstpage_image] =>[orig_patent_app_number] => 10885654 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7030957 [patent_doc_number] => 20050029593 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-10 [patent_title] => 'Method of manufacturing electronic device and method of manufacturing semiconductor device' [patent_app_type] => utility [patent_app_number] => 10/885713 [patent_app_country] => US [patent_app_date] => 2004-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 8176 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0029/20050029593.pdf [firstpage_image] =>[orig_patent_app_number] => 10885713 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7120283 [patent_doc_number] => 20050012112 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-20 [patent_title] => 'Semiconductor device wiring structure' [patent_app_type] => utility [patent_app_number] => 10/883973 [patent_app_country] => US [patent_app_date] => 2004-07-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 9348 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0012/20050012112.pdf [firstpage_image] =>[orig_patent_app_number] => 10883973 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7086602 [patent_doc_number] => 20050006714 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-13 [patent_title] => 'Solid state heterojunction and solid state sensitized photovoltaic cell' [patent_app_type] => utility [patent_app_number] => 10/885224 [patent_app_country] => US [patent_app_date] => 2004-07-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2806 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0006/20050006714.pdf [firstpage_image] =>[orig_patent_app_number] => 10885224 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 782750 [patent_doc_number] => 06991998 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-01-31 [patent_title] => 'Ultra-thin, high quality strained silicon-on-insulator formed by elastic strain transfer' [patent_app_type] => utility [patent_app_number] => 10/883883 [patent_app_country] => US [patent_app_date] => 2004-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 4649 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/991/06991998.pdf [firstpage_image] =>[orig_patent_app_number] => 10883883 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5892538 [patent_doc_number] => 20060001075 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-01-05 [patent_title] => 'Charge trapping memory device with two separated non-conductive charge trapping inserts and method for making the same' [patent_app_type] => utility [patent_app_number] => 10/884483 [patent_app_country] => US [patent_app_date] => 2004-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3688 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20060001075.pdf [firstpage_image] =>[orig_patent_app_number] => 10884483 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 499742 [patent_doc_number] => 07208810 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-04-24 [patent_title] => 'Integrated MIS photosensitive device using continuous films' [patent_app_type] => utility [patent_app_number] => 10/882603 [patent_app_country] => US [patent_app_date] => 2004-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 5154 [patent_no_of_claims] => 52 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/208/07208810.pdf [firstpage_image] =>[orig_patent_app_number] => 10882603 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6969717 [patent_doc_number] => 20050035427 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-17 [patent_title] => 'MOS transistor with recessed gate and method of fabricating the same' [patent_app_type] => utility [patent_app_number] => 10/884223 [patent_app_country] => US [patent_app_date] => 2004-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 4001 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0035/20050035427.pdf [firstpage_image] =>[orig_patent_app_number] => 10884223 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 729895 [patent_doc_number] => 07042009 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-05-09 [patent_title] => 'High mobility tri-gate devices and methods of fabrication' [patent_app_type] => utility [patent_app_number] => 10/883183 [patent_app_country] => US [patent_app_date] => 2004-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 28 [patent_no_of_words] => 8659 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/042/07042009.pdf [firstpage_image] =>[orig_patent_app_number] => 10883183 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7108486 [patent_doc_number] => 20050205939 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-22 [patent_title] => 'Transistor of volatile memory device with gate dielectric structure capable of trapping charges and method for fabricating the same' [patent_app_type] => utility [patent_app_number] => 10/883184 [patent_app_country] => US [patent_app_date] => 2004-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 7219 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0205/20050205939.pdf [firstpage_image] =>[orig_patent_app_number] => 10883184 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 425477 [patent_doc_number] => 07271460 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-09-18 [patent_title] => 'Solid-state image sensing device, manufacturing method and attachment method thereof, imaging apparatus and image read unit for imaging apparatus' [patent_app_type] => utility [patent_app_number] => 10/876513 [patent_app_country] => US [patent_app_date] => 2004-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 21 [patent_no_of_words] => 7700 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/271/07271460.pdf [firstpage_image] =>[orig_patent_app_number] => 10876513 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6975434 [patent_doc_number] => 20050285149 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-12-29 [patent_title] => 'Methods for forming semiconductor wires and resulting devices' [patent_app_type] => utility [patent_app_number] => 10/880294 [patent_app_country] => US [patent_app_date] => 2004-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 25 [patent_no_of_words] => 8228 [patent_no_of_claims] => 52 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0285/20050285149.pdf [firstpage_image] =>[orig_patent_app_number] => 10880294 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 738854 [patent_doc_number] => 07034360 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-04-25 [patent_title] => 'High voltage transistor and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 10/878273 [patent_app_country] => US [patent_app_date] => 2004-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 3276 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/034/07034360.pdf [firstpage_image] =>[orig_patent_app_number] => 10878273 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 968851 [patent_doc_number] => 06940128 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-09-06 [patent_title] => 'Semiconductor device for power MOS transistor module' [patent_app_type] => utility [patent_app_number] => 10/876483 [patent_app_country] => US [patent_app_date] => 2004-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 15 [patent_no_of_words] => 4064 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 236 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/940/06940128.pdf [firstpage_image] =>[orig_patent_app_number] => 10876483 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7404784 [patent_doc_number] => 20040262694 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-30 [patent_title] => 'Transistor device containing carbon doped silicon in a recess next to MDD to create strain in channel' [patent_app_type] => new [patent_app_number] => 10/877154 [patent_app_country] => US [patent_app_date] => 2004-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 5243 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0262/20040262694.pdf [firstpage_image] =>[orig_patent_app_number] => 10877154 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7264070 [patent_doc_number] => 20040241947 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-02 [patent_title] => 'Process for semiconductor device fabrication in which a insulating layer is formed on a semiconductor substrate' [patent_app_type] => new [patent_app_number] => 10/870834 [patent_app_country] => US [patent_app_date] => 2004-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5027 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 21 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0241/20040241947.pdf [firstpage_image] =>[orig_patent_app_number] => 10870834 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5652741 [patent_doc_number] => 20060138476 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-29 [patent_title] => 'Dc amplifier and semiconductor integrated circuit therefor' [patent_app_type] => utility [patent_app_number] => 10/560704 [patent_app_country] => US [patent_app_date] => 2004-06-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6773 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0138/20060138476.pdf [firstpage_image] =>[orig_patent_app_number] => 10560704 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7291778 [patent_doc_number] => 20040212036 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-28 [patent_title] => 'Method of eliminating residual carbon from flowable oxide fill' [patent_app_type] => new [patent_app_number] => 10/853063 [patent_app_country] => US [patent_app_date] => 2004-05-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4511 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 23 [patent_words_short_claim] => 3 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0212/20040212036.pdf [firstpage_image] =>[orig_patent_app_number] => 10853063 [rel_patent_id] =>[rel_patent_doc_number] =>)