
Belur V. Keshavan
Examiner (ID: 12700)
| Most Active Art Unit | 2825 |
| Art Unit(s) | 2825, 2823 |
| Total Applications | 284 |
| Issued Applications | 267 |
| Pending Applications | 6 |
| Abandoned Applications | 11 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16645325
[patent_doc_number] => 10923189
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-16
[patent_title] => Memory device
[patent_app_type] => utility
[patent_app_number] => 16/353172
[patent_app_country] => US
[patent_app_date] => 2019-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 5515
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 254
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16353172
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/353172 | Memory device | Mar 13, 2019 | Issued |
Array
(
[id] => 16315860
[patent_doc_number] => 20200294598
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-17
[patent_title] => Routing Bad Block Flag for Reducing Routing Signals
[patent_app_type] => utility
[patent_app_number] => 16/352824
[patent_app_country] => US
[patent_app_date] => 2019-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13762
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16352824
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/352824 | Routing Bad Block Flag for Reducing Routing Signals | Mar 13, 2019 | Abandoned |
Array
(
[id] => 14537497
[patent_doc_number] => 20190204370
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-04
[patent_title] => METHOD AND SYSTEM AND COMPUTER PROGRAM FOR MEASURING ALTERNATING-CURRENT SYSTEM QUANTITIES
[patent_app_type] => utility
[patent_app_number] => 16/295246
[patent_app_country] => US
[patent_app_date] => 2019-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4384
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16295246
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/295246 | Method and system and computer program for measuring alternating-current system quantities | Mar 6, 2019 | Issued |
Array
(
[id] => 14508865
[patent_doc_number] => 20190198087
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-27
[patent_title] => MEMORY DEVICE FOR CONTROLLING REFRESH OPERATION BY USING CELL CHARACTERISTIC FLAGS
[patent_app_type] => utility
[patent_app_number] => 16/288626
[patent_app_country] => US
[patent_app_date] => 2019-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12582
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16288626
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/288626 | Memory device for controlling refresh operation by using cell characteristic flags | Feb 27, 2019 | Issued |
Array
(
[id] => 16575317
[patent_doc_number] => 10897248
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-19
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/286428
[patent_app_country] => US
[patent_app_date] => 2019-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 14840
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 254
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16286428
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/286428 | Semiconductor device | Feb 25, 2019 | Issued |
Array
(
[id] => 16272561
[patent_doc_number] => 20200274049
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-27
[patent_title] => USING A MAGNETIC JOSEPHSON JUNCTION DEVICE AS A PI INVERTER
[patent_app_type] => utility
[patent_app_number] => 16/285922
[patent_app_country] => US
[patent_app_date] => 2019-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6570
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16285922
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/285922 | Using a magnetic Josephson junction device as a pi inverter | Feb 25, 2019 | Issued |
Array
(
[id] => 16746246
[patent_doc_number] => 10971247
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-06
[patent_title] => Semiconductor memory devices, memory systems, and methods of operating semiconductor memory devices
[patent_app_type] => utility
[patent_app_number] => 16/283650
[patent_app_country] => US
[patent_app_date] => 2019-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 36
[patent_no_of_words] => 16486
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 226
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16283650
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/283650 | Semiconductor memory devices, memory systems, and methods of operating semiconductor memory devices | Feb 21, 2019 | Issued |
Array
(
[id] => 16256523
[patent_doc_number] => 20200265898
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-20
[patent_title] => LOW NOISE BIT LINE CIRCUITS
[patent_app_type] => utility
[patent_app_number] => 16/278026
[patent_app_country] => US
[patent_app_date] => 2019-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8460
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16278026
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/278026 | Low noise bit line circuits | Feb 14, 2019 | Issued |
Array
(
[id] => 16668241
[patent_doc_number] => 10937494
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-02
[patent_title] => Increasing current to memory devices while controlling leakage current
[patent_app_type] => utility
[patent_app_number] => 16/277988
[patent_app_country] => US
[patent_app_date] => 2019-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 6707
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16277988
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/277988 | Increasing current to memory devices while controlling leakage current | Feb 14, 2019 | Issued |
Array
(
[id] => 16788966
[patent_doc_number] => 10991403
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-27
[patent_title] => Memory calibration with end point replay
[patent_app_type] => utility
[patent_app_number] => 16/277804
[patent_app_country] => US
[patent_app_date] => 2019-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5540
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16277804
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/277804 | Memory calibration with end point replay | Feb 14, 2019 | Issued |
Array
(
[id] => 17277653
[patent_doc_number] => 20210383851
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-09
[patent_title] => SPIN-ORBIT TORQUE MAGNETIZATION ROTATIONAL ELEMENT, SPIN-ORBIT TORQUE MAGNETORESISTIVE EFFECT ELEMENT, AND MAGNETIC MEMORY
[patent_app_type] => utility
[patent_app_number] => 17/288036
[patent_app_country] => US
[patent_app_date] => 2019-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9790
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17288036
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/288036 | Spin-orbit torque magnetization rotational element, spin-orbit torque magnetoresistive effect element, and magnetic memory | Feb 5, 2019 | Issued |
Array
(
[id] => 16534855
[patent_doc_number] => 10877453
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-29
[patent_title] => Systems and methods for monitoring a power-generation module assembly after a power-generation module shutdown event
[patent_app_type] => utility
[patent_app_number] => 16/267008
[patent_app_country] => US
[patent_app_date] => 2019-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 11303
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16267008
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/267008 | Systems and methods for monitoring a power-generation module assembly after a power-generation module shutdown event | Feb 3, 2019 | Issued |
Array
(
[id] => 14381333
[patent_doc_number] => 20190164579
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-30
[patent_title] => SENSE AMPLIFIER WITH OFFSET COMPENSATION
[patent_app_type] => utility
[patent_app_number] => 16/263184
[patent_app_country] => US
[patent_app_date] => 2019-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3766
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16263184
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/263184 | Sense amplifier with offset compensation | Jan 30, 2019 | Issued |
Array
(
[id] => 14413981
[patent_doc_number] => 20190172834
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-06
[patent_title] => SINGLE POLY NON-VOLATILE MEMORY DEVICE, METHOD OF MANUFACTURING THE SAME AND SINGLE POLY NON-VOLATILE MEMORY DEVICE ARRAY
[patent_app_type] => utility
[patent_app_number] => 16/256137
[patent_app_country] => US
[patent_app_date] => 2019-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8844
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16256137
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/256137 | Single poly non-volatile memory device, method of manufacturing the same and single poly non-volatile memory device array | Jan 23, 2019 | Issued |
Array
(
[id] => 16495514
[patent_doc_number] => 10861561
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-08
[patent_title] => Threshold estimation in NAND flash devices
[patent_app_type] => utility
[patent_app_number] => 16/253938
[patent_app_country] => US
[patent_app_date] => 2019-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5972
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16253938
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/253938 | Threshold estimation in NAND flash devices | Jan 21, 2019 | Issued |
Array
(
[id] => 16193931
[patent_doc_number] => 20200234780
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-23
[patent_title] => MANAGING PROGRAMMING ERRORS IN NAND FLASH MEMORY
[patent_app_type] => utility
[patent_app_number] => 16/253874
[patent_app_country] => US
[patent_app_date] => 2019-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9035
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16253874
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/253874 | Managing programming errors in NAND flash memory | Jan 21, 2019 | Issued |
Array
(
[id] => 15597129
[patent_doc_number] => 20200075099
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-05
[patent_title] => CONTENT ADDRESSABLE MEMORY WITH SPIN-ORBIT TORQUE DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/253980
[patent_app_country] => US
[patent_app_date] => 2019-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10609
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16253980
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/253980 | Content addressable memory with spin-orbit torque devices | Jan 21, 2019 | Issued |
Array
(
[id] => 16609043
[patent_doc_number] => 10910056
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-02
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/250448
[patent_app_country] => US
[patent_app_date] => 2019-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 21
[patent_no_of_words] => 14431
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16250448
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/250448 | Semiconductor device | Jan 16, 2019 | Issued |
Array
(
[id] => 16193903
[patent_doc_number] => 20200234752
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-23
[patent_title] => METHOD FOR TESTING A MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/250908
[patent_app_country] => US
[patent_app_date] => 2019-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6010
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16250908
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/250908 | Method for testing a memory device | Jan 16, 2019 | Issued |
Array
(
[id] => 16264326
[patent_doc_number] => 10755767
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-25
[patent_title] => Sense amplifiers for wider I/O memory device
[patent_app_type] => utility
[patent_app_number] => 16/248886
[patent_app_country] => US
[patent_app_date] => 2019-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5036
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16248886
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/248886 | Sense amplifiers for wider I/O memory device | Jan 15, 2019 | Issued |