Belur V. Keshavan

Array ( [id] => 1436623 [patent_doc_number] => 06355974 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-12 [patent_title] => 'Method to prevent the formation of a thinner portion of insulating layer at the junction between the side walls and the bottom insulator' [patent_app_type] => B1 [patent_app_number] => 09/588110 [patent_app_country] => US [patent_app_date] => 2000-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 1120 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 42 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/355/06355974.pdf [firstpage_image] =>[orig_patent_app_number] => 09588110 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7643995 [patent_doc_number] => 06429043 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-06 [patent_title] => 'Semiconductor circuitry device and method for manufacturing the same' [patent_app_type] => B1 [patent_app_number] => 09/566390 [patent_app_country] => US [patent_app_date] => 2000-05-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 22 [patent_no_of_words] => 5294 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 40 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/429/06429043.pdf [firstpage_image] =>[orig_patent_app_number] => 09566390 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1416112 [patent_doc_number] => 06518153 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-02-11 [patent_title] => 'Method for making gate electrodes of low sheet resistance for embedded dynamic random access memory devices' [patent_app_type] => B1 [patent_app_number] => 09/562911 [patent_app_country] => US [patent_app_date] => 2000-05-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 1506 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 197 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/518/06518153.pdf [firstpage_image] =>[orig_patent_app_number] => 09562911 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1367500 [patent_doc_number] => 06566236 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-05-20 [patent_title] => 'Gate structures with increased etch margin for self-aligned contact and the method of forming the same' [patent_app_type] => B1 [patent_app_number] => 09/558941 [patent_app_country] => US [patent_app_date] => 2000-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 15 [patent_no_of_words] => 2473 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/566/06566236.pdf [firstpage_image] =>[orig_patent_app_number] => 09558941 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1561047 [patent_doc_number] => 06362030 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-26 [patent_title] => 'Method of manufacturing an active matrix substrate' [patent_app_type] => B1 [patent_app_number] => 09/553031 [patent_app_country] => US [patent_app_date] => 2000-04-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 17 [patent_no_of_words] => 6809 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/362/06362030.pdf [firstpage_image] =>[orig_patent_app_number] => 09553031 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4328567 [patent_doc_number] => 06312967 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-06 [patent_title] => 'Semiconductor device and manufacture method thereof, as well as light emitting semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/553519 [patent_app_country] => US [patent_app_date] => 2000-04-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 7544 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/312/06312967.pdf [firstpage_image] =>[orig_patent_app_number] => 553519 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1474581 [patent_doc_number] => 06387779 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-14 [patent_title] => 'Method of crystallizing a silicon film and thin film transistor and fabricating method thereof using the same' [patent_app_type] => B1 [patent_app_number] => 09/549521 [patent_app_country] => US [patent_app_date] => 2000-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 28 [patent_no_of_words] => 4874 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/387/06387779.pdf [firstpage_image] =>[orig_patent_app_number] => 09549521 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1382011 [patent_doc_number] => 06551900 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-22 [patent_title] => 'Trench gate oxide formation method' [patent_app_type] => B1 [patent_app_number] => 09/547730 [patent_app_country] => US [patent_app_date] => 2000-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 6 [patent_no_of_words] => 1339 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/551/06551900.pdf [firstpage_image] =>[orig_patent_app_number] => 09547730 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7640331 [patent_doc_number] => 06395583 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-28 [patent_title] => 'Semiconductor device with a coating of Pb-free Sn-base solder and manufacturing method therefor' [patent_app_type] => B1 [patent_app_number] => 09/548351 [patent_app_country] => US [patent_app_date] => 2000-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 6700 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 9 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/395/06395583.pdf [firstpage_image] =>[orig_patent_app_number] => 09548351 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4271885 [patent_doc_number] => 06323143 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-27 [patent_title] => 'Method for making silicon nitride-oxide ultra-thin gate insulating layers for submicrometer field effect transistors' [patent_app_type] => 1 [patent_app_number] => 9/534161 [patent_app_country] => US [patent_app_date] => 2000-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3144 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/323/06323143.pdf [firstpage_image] =>[orig_patent_app_number] => 534161 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1532433 [patent_doc_number] => 06410383 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-25 [patent_title] => 'Method of forming conducting diffusion barriers' [patent_app_type] => B1 [patent_app_number] => 09/527541 [patent_app_country] => US [patent_app_date] => 2000-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3575 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 52 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/410/06410383.pdf [firstpage_image] =>[orig_patent_app_number] => 09527541 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1414932 [patent_doc_number] => 06511859 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-01-28 [patent_title] => 'IC-compatible parylene MEMS technology and its application in integrated sensors' [patent_app_type] => B1 [patent_app_number] => 09/523399 [patent_app_country] => US [patent_app_date] => 2000-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 14 [patent_no_of_words] => 1679 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/511/06511859.pdf [firstpage_image] =>[orig_patent_app_number] => 09523399 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1419171 [patent_doc_number] => 06506655 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-01-14 [patent_title] => 'Bipolar transistor manufacturing method' [patent_app_type] => B1 [patent_app_number] => 09/517241 [patent_app_country] => US [patent_app_date] => 2000-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 10 [patent_no_of_words] => 2764 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/506/06506655.pdf [firstpage_image] =>[orig_patent_app_number] => 09517241 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1494951 [patent_doc_number] => 06403452 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-11 [patent_title] => 'Ion implantation method and ion implantation equipment' [patent_app_type] => B1 [patent_app_number] => 09/510240 [patent_app_country] => US [patent_app_date] => 2000-02-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 8457 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/403/06403452.pdf [firstpage_image] =>[orig_patent_app_number] => 09510240 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1561061 [patent_doc_number] => 06362035 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-26 [patent_title] => 'Channel stop ion implantation method for CMOS integrated circuits' [patent_app_type] => B1 [patent_app_number] => 09/498741 [patent_app_country] => US [patent_app_date] => 2000-02-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 3192 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 192 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/362/06362035.pdf [firstpage_image] =>[orig_patent_app_number] => 09498741 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1359072 [patent_doc_number] => 06573179 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-03 [patent_title] => 'Forming a strong interface between interconnect and encapsulation to minimize electromigration' [patent_app_type] => B1 [patent_app_number] => 09/496223 [patent_app_country] => US [patent_app_date] => 2000-02-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2949 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/573/06573179.pdf [firstpage_image] =>[orig_patent_app_number] => 09496223 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4325412 [patent_doc_number] => 06329291 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-11 [patent_title] => 'Method of forming a lower storage node of a capacitor for dynamic random access memory' [patent_app_type] => 1 [patent_app_number] => 9/493671 [patent_app_country] => US [patent_app_date] => 2000-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 20 [patent_no_of_words] => 2798 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 299 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/329/06329291.pdf [firstpage_image] =>[orig_patent_app_number] => 493671 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4235258 [patent_doc_number] => 06143594 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-07 [patent_title] => 'On-chip ESD protection in dual voltage CMOS' [patent_app_type] => 1 [patent_app_number] => 9/491604 [patent_app_country] => US [patent_app_date] => 2000-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 18 [patent_no_of_words] => 2905 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/143/06143594.pdf [firstpage_image] =>[orig_patent_app_number] => 491604 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1399262 [patent_doc_number] => 06537902 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-03-25 [patent_title] => 'Method of forming a via hole in a semiconductor device' [patent_app_type] => B1 [patent_app_number] => 09/489890 [patent_app_country] => US [patent_app_date] => 2000-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 58 [patent_no_of_words] => 5485 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/537/06537902.pdf [firstpage_image] =>[orig_patent_app_number] => 09489890 [rel_patent_id] =>[rel_patent_doc_number] =>)