Benjamin Driscoll

Array ( [id] => 3076052 [patent_doc_number] => 05336937 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-09 [patent_title] => 'Programmable analog synapse and neural networks incorporating same' [patent_app_type] => 1 [patent_app_number] => 7/937804 [patent_app_country] => US [patent_app_date] => 1992-08-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7164 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/336/05336937.pdf [firstpage_image] =>[orig_patent_app_number] => 937804 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2968033 [patent_doc_number] => 05264745 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-11-23 [patent_title] => 'Recovering phase and data from distorted duty cycles caused by ECL-to-CMOS translator' [patent_app_type] => 1 [patent_app_number] => 7/935886 [patent_app_country] => US [patent_app_date] => 1992-08-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 9 [patent_no_of_words] => 3239 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/264/05264745.pdf [firstpage_image] =>[orig_patent_app_number] => 935886 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3447596 [patent_doc_number] => 05397942 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-03-14 [patent_title] => 'Driver circuit for a plurality of outputs' [patent_app_type] => 1 [patent_app_number] => 7/933709 [patent_app_country] => US [patent_app_date] => 1992-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3341 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/397/05397942.pdf [firstpage_image] =>[orig_patent_app_number] => 933709 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3034627 [patent_doc_number] => 05343081 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-30 [patent_title] => 'Synapse circuit which utilizes ballistic electron beams in two-dimensional electron gas' [patent_app_type] => 1 [patent_app_number] => 7/933118 [patent_app_country] => US [patent_app_date] => 1992-08-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2698 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/343/05343081.pdf [firstpage_image] =>[orig_patent_app_number] => 933118 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3015420 [patent_doc_number] => 05281868 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-01-25 [patent_title] => 'Memory redundancy addressing circuit for adjacent columns in a memory' [patent_app_type] => 1 [patent_app_number] => 7/932386 [patent_app_country] => US [patent_app_date] => 1992-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 1646 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/281/05281868.pdf [firstpage_image] =>[orig_patent_app_number] => 932386 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3070387 [patent_doc_number] => 05294845 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-03-15 [patent_title] => 'Data processor having an output terminal with selectable output impedances' [patent_app_type] => 1 [patent_app_number] => 7/931187 [patent_app_country] => US [patent_app_date] => 1992-08-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3256 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/294/05294845.pdf [firstpage_image] =>[orig_patent_app_number] => 931187 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3052464 [patent_doc_number] => 05304872 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-04-19 [patent_title] => 'TTL/CMOS input buffer operable with three volt and five volt power supplies' [patent_app_type] => 1 [patent_app_number] => 7/927593 [patent_app_country] => US [patent_app_date] => 1992-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4857 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 336 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/304/05304872.pdf [firstpage_image] =>[orig_patent_app_number] => 927593 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3526597 [patent_doc_number] => 05489857 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-02-06 [patent_title] => 'Flexible synchronous/asynchronous cell structure for a high density programmable logic device' [patent_app_type] => 1 [patent_app_number] => 7/924201 [patent_app_country] => US [patent_app_date] => 1992-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 35 [patent_figures_cnt] => 39 [patent_no_of_words] => 19021 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 391 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/489/05489857.pdf [firstpage_image] =>[orig_patent_app_number] => 924201 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3485637 [patent_doc_number] => 05457409 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-10-10 [patent_title] => 'Architecture of a multiple array high density programmable logic device with a plurality of programmable switch matrices' [patent_app_type] => 1 [patent_app_number] => 7/924685 [patent_app_country] => US [patent_app_date] => 1992-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 33 [patent_no_of_words] => 19862 [patent_no_of_claims] => 85 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 368 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/457/05457409.pdf [firstpage_image] =>[orig_patent_app_number] => 924685 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3012102 [patent_doc_number] => 05331215 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-07-19 [patent_title] => 'Electrically adaptable neural network with post-processing circuitry' [patent_app_type] => 1 [patent_app_number] => 7/922535 [patent_app_country] => US [patent_app_date] => 1992-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 30 [patent_no_of_words] => 11004 [patent_no_of_claims] => 44 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 313 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/331/05331215.pdf [firstpage_image] =>[orig_patent_app_number] => 922535 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3104466 [patent_doc_number] => 05315173 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-05-24 [patent_title] => 'Data buffer circuit with delay circuit to increase the length of a switching transition period during data signal inversion' [patent_app_type] => 1 [patent_app_number] => 7/898535 [patent_app_country] => US [patent_app_date] => 1992-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 2450 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 261 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/315/05315173.pdf [firstpage_image] =>[orig_patent_app_number] => 898535 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2973992 [patent_doc_number] => 05258665 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-11-02 [patent_title] => 'AC Miller-Killer circuit for L.fwdarw.Z transitions' [patent_app_type] => 1 [patent_app_number] => 7/881540 [patent_app_country] => US [patent_app_date] => 1992-05-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 5303 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 261 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/258/05258665.pdf [firstpage_image] =>[orig_patent_app_number] => 881540 [rel_patent_id] =>[rel_patent_doc_number] =>)