
Benjamin E. Lanier
Examiner (ID: 11317, Phone: (571)272-3805 , Office: P/2437 )
| Most Active Art Unit | 2437 |
| Art Unit(s) | 2437, 2132, 2432 |
| Total Applications | 1337 |
| Issued Applications | 871 |
| Pending Applications | 110 |
| Abandoned Applications | 371 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 12181765
[patent_doc_number] => 20180040701
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-08
[patent_title] => 'SILICON CARBIDE SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/552170
[patent_app_country] => US
[patent_app_date] => 2016-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9898
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15552170
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/552170 | Silicon carbide semiconductor device | Feb 9, 2016 | Issued |
Array
(
[id] => 10809507
[patent_doc_number] => 20160155667
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-06-02
[patent_title] => 'ORGANIC THIN FILM PASSIVATION OF METAL INTERCONNECTIONS'
[patent_app_type] => utility
[patent_app_number] => 15/018686
[patent_app_country] => US
[patent_app_date] => 2016-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3611
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15018686
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/018686 | Organic thin film passivation of metal interconnections | Feb 7, 2016 | Issued |
Array
(
[id] => 11524632
[patent_doc_number] => 09608042
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-03-28
[patent_title] => 'Electrode configurations to increase electro-thermal isolation of phase-change memory elements and associated techniques'
[patent_app_type] => utility
[patent_app_number] => 15/017552
[patent_app_country] => US
[patent_app_date] => 2016-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 27
[patent_no_of_words] => 8254
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15017552
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/017552 | Electrode configurations to increase electro-thermal isolation of phase-change memory elements and associated techniques | Feb 4, 2016 | Issued |
Array
(
[id] => 11028991
[patent_doc_number] => 20160225948
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-04
[patent_title] => 'SOLID STATE LIGHTING DEVICES WITH REDUCED CRYSTAL LATTICE DISLOCATIONS AND ASSOCIATED METHODS OF MANUFACTURING'
[patent_app_type] => utility
[patent_app_number] => 15/005794
[patent_app_country] => US
[patent_app_date] => 2016-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3006
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15005794
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/005794 | Solid state lighting devices with reduced crystal lattice dislocations and associated methods of manufacturing | Jan 24, 2016 | Issued |
Array
(
[id] => 12162437
[patent_doc_number] => 20180033703
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-01
[patent_title] => 'SILICON CARBIDE SINGLE CRYSTAL SUBSTRATE, SILICON CARBIDE SEMICONDUCTOR DEVICE, AND METHOD FOR MANUFACTURING SILICON CARBIDE SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/552863
[patent_app_country] => US
[patent_app_date] => 2016-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 10714
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15552863
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/552863 | Silicon carbide single crystal substrate, silicon carbide semiconductor device, and method for manufacturing silicon carbide semiconductor device | Jan 20, 2016 | Issued |
Array
(
[id] => 10787509
[patent_doc_number] => 20160133665
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-12
[patent_title] => 'SEMICONDUCTOR APPARATUS, METHOD OF MANUFACTURING SEMICONDUCTOR APPARATUS, METHOD OF DESIGNING SEMICONDUCTOR APPARATUS, AND ELECTRONIC APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 14/995072
[patent_app_country] => US
[patent_app_date] => 2016-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 34
[patent_no_of_words] => 17805
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14995072
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/995072 | Semiconductor apparatus, method of manufacturing semiconductor apparatus, method of designing semiconductor apparatus, and electronic apparatus | Jan 12, 2016 | Issued |
Array
(
[id] => 11118311
[patent_doc_number] => 20160315285
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-10-27
[patent_title] => 'Organic Light Emitting Display Device'
[patent_app_type] => utility
[patent_app_number] => 14/983341
[patent_app_country] => US
[patent_app_date] => 2015-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 32
[patent_no_of_words] => 10954
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14983341
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/983341 | Organic light emitting display device | Dec 28, 2015 | Issued |
Array
(
[id] => 10772406
[patent_doc_number] => 20160118562
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-04-28
[patent_title] => 'WAFER LEVEL PHOTONIC DEVICE DIES STRUCTURE AND METHOD OF MAKING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/981239
[patent_app_country] => US
[patent_app_date] => 2015-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 31
[patent_no_of_words] => 7384
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14981239
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/981239 | Wafer level photonic devices dies structure and method of making the same | Dec 27, 2015 | Issued |
Array
(
[id] => 10765316
[patent_doc_number] => 20160111472
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-04-21
[patent_title] => 'ELECTRONIC DEVICE AND METHOD FOR FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/981727
[patent_app_country] => US
[patent_app_date] => 2015-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 13342
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14981727
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/981727 | Electronic device and method for fabricating the same | Dec 27, 2015 | Issued |
Array
(
[id] => 11831752
[patent_doc_number] => 09728501
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-08-08
[patent_title] => 'Method of forming trenches'
[patent_app_type] => utility
[patent_app_number] => 14/976751
[patent_app_country] => US
[patent_app_date] => 2015-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4744
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14976751
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/976751 | Method of forming trenches | Dec 20, 2015 | Issued |
Array
(
[id] => 10631531
[patent_doc_number] => 09349687
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-05-24
[patent_title] => 'Advanced manganese/manganese nitride cap/etch mask for air gap formation scheme in nanocopper low-K interconnect'
[patent_app_type] => utility
[patent_app_number] => 14/975725
[patent_app_country] => US
[patent_app_date] => 2015-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 3984
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14975725
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/975725 | Advanced manganese/manganese nitride cap/etch mask for air gap formation scheme in nanocopper low-K interconnect | Dec 18, 2015 | Issued |
Array
(
[id] => 11211818
[patent_doc_number] => 09440845
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-09-13
[patent_title] => 'Encapsulated microelectromechanical structure'
[patent_app_type] => utility
[patent_app_number] => 14/961760
[patent_app_country] => US
[patent_app_date] => 2015-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 147
[patent_figures_cnt] => 286
[patent_no_of_words] => 18570
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14961760
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/961760 | Encapsulated microelectromechanical structure | Dec 6, 2015 | Issued |
Array
(
[id] => 10617803
[patent_doc_number] => 09337254
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-05-10
[patent_title] => 'Integrated FinFET capacitor'
[patent_app_type] => utility
[patent_app_number] => 14/950141
[patent_app_country] => US
[patent_app_date] => 2015-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 24
[patent_no_of_words] => 8199
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14950141
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/950141 | Integrated FinFET capacitor | Nov 23, 2015 | Issued |
Array
(
[id] => 11802409
[patent_doc_number] => 09543312
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-01-10
[patent_title] => 'Method for manufacturing a nonvolatile memory device'
[patent_app_type] => utility
[patent_app_number] => 14/943680
[patent_app_country] => US
[patent_app_date] => 2015-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 2880
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14943680
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/943680 | Method for manufacturing a nonvolatile memory device | Nov 16, 2015 | Issued |
Array
(
[id] => 11483555
[patent_doc_number] => 09590115
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-03-07
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 14/941930
[patent_app_country] => US
[patent_app_date] => 2015-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 95
[patent_no_of_words] => 30901
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14941930
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/941930 | Semiconductor device | Nov 15, 2015 | Issued |
Array
(
[id] => 11890979
[patent_doc_number] => 09761544
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-09-12
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 15/300603
[patent_app_country] => US
[patent_app_date] => 2015-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 32
[patent_no_of_words] => 7304
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15300603
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/300603 | Semiconductor device | Nov 12, 2015 | Issued |
Array
(
[id] => 11239943
[patent_doc_number] => 09466590
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-10-11
[patent_title] => 'Optimized solder pads for microelectronic components'
[patent_app_type] => utility
[patent_app_number] => 14/941041
[patent_app_country] => US
[patent_app_date] => 2015-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 33
[patent_no_of_words] => 6220
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14941041
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/941041 | Optimized solder pads for microelectronic components | Nov 12, 2015 | Issued |
Array
(
[id] => 11187699
[patent_doc_number] => 09419110
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-08-16
[patent_title] => 'Method for reducing contact resistance in MOS'
[patent_app_type] => utility
[patent_app_number] => 14/938169
[patent_app_country] => US
[patent_app_date] => 2015-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 4404
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14938169
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/938169 | Method for reducing contact resistance in MOS | Nov 10, 2015 | Issued |
Array
(
[id] => 10718404
[patent_doc_number] => 20160064551
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-03
[patent_title] => 'HIGH DENSITY TRENCH-BASED POWER MOSFETS WITH SELF-ALIGNED ACTIVE CONTACTS AND METHOD FOR MAKING SUCH DEVICES'
[patent_app_type] => utility
[patent_app_number] => 14/937636
[patent_app_country] => US
[patent_app_date] => 2015-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6756
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14937636
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/937636 | High density trench-based power MOSFETs with self-aligned active contacts and method for making such devices | Nov 9, 2015 | Issued |
Array
(
[id] => 11187690
[patent_doc_number] => 09419101
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-08-16
[patent_title] => 'Multi-layer spacer used in finFET'
[patent_app_type] => utility
[patent_app_number] => 14/932394
[patent_app_country] => US
[patent_app_date] => 2015-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 2797
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14932394
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/932394 | Multi-layer spacer used in finFET | Nov 3, 2015 | Issued |