
Benjamin E. Lanier
Examiner (ID: 11317, Phone: (571)272-3805 , Office: P/2437 )
| Most Active Art Unit | 2437 |
| Art Unit(s) | 2437, 2132, 2432 |
| Total Applications | 1337 |
| Issued Applications | 871 |
| Pending Applications | 110 |
| Abandoned Applications | 371 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11360324
[patent_doc_number] => 09536982
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-01-03
[patent_title] => 'Etch stop for airgap protection'
[patent_app_type] => utility
[patent_app_number] => 14/930895
[patent_app_country] => US
[patent_app_date] => 2015-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 26
[patent_no_of_words] => 8142
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14930895
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/930895 | Etch stop for airgap protection | Nov 2, 2015 | Issued |
Array
(
[id] => 11221761
[patent_doc_number] => 09450107
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-09-20
[patent_title] => 'EPROM cells, EPROM cell arrays including the same, and methods of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 14/885696
[patent_app_country] => US
[patent_app_date] => 2015-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 7979
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14885696
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/885696 | EPROM cells, EPROM cell arrays including the same, and methods of fabricating the same | Oct 15, 2015 | Issued |
Array
(
[id] => 10696805
[patent_doc_number] => 20160042951
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-02-11
[patent_title] => 'OPTICALLY TUNED HARDMASK FOR MULTI-PATTERNING APPLICATIONS'
[patent_app_type] => utility
[patent_app_number] => 14/878514
[patent_app_country] => US
[patent_app_date] => 2015-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 11984
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14878514
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/878514 | Optically tuned hardmask for multi-patterning applications | Oct 7, 2015 | Issued |
Array
(
[id] => 10678504
[patent_doc_number] => 20160024649
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-01-28
[patent_title] => 'SEMICONDUCTOR DEVICE MANUFACTURING METHOD AND SUBSTRATE PROCESSING APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 14/874967
[patent_app_country] => US
[patent_app_date] => 2015-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 10249
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14874967
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/874967 | Semiconductor device manufacturing method and substrate processing apparatus | Oct 4, 2015 | Issued |
Array
(
[id] => 11453450
[patent_doc_number] => 09577102
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-02-21
[patent_title] => 'Method of forming gate and finFET'
[patent_app_type] => utility
[patent_app_number] => 14/865663
[patent_app_country] => US
[patent_app_date] => 2015-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 12
[patent_no_of_words] => 4954
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14865663
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/865663 | Method of forming gate and finFET | Sep 24, 2015 | Issued |
Array
(
[id] => 11286815
[patent_doc_number] => 09502677
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-22
[patent_title] => 'Organic light emitting display device'
[patent_app_type] => utility
[patent_app_number] => 14/866653
[patent_app_country] => US
[patent_app_date] => 2015-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 8523
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14866653
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/866653 | Organic light emitting display device | Sep 24, 2015 | Issued |
Array
(
[id] => 11967142
[patent_doc_number] => 20170271295
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-21
[patent_title] => 'Electronic Device and Method for Producing an Electronic Device'
[patent_app_type] => utility
[patent_app_number] => 15/514524
[patent_app_country] => US
[patent_app_date] => 2015-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4627
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15514524
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/514524 | Electronic device and method for producing an electronic device | Sep 16, 2015 | Issued |
Array
(
[id] => 10512899
[patent_doc_number] => 09240479
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-01-19
[patent_title] => 'Three dimensional semiconductor integrated circuit having gate pick-up line and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 14/856082
[patent_app_country] => US
[patent_app_date] => 2015-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5176
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14856082
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/856082 | Three dimensional semiconductor integrated circuit having gate pick-up line and method of manufacturing the same | Sep 15, 2015 | Issued |
Array
(
[id] => 10659650
[patent_doc_number] => 20160005794
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-01-07
[patent_title] => 'THREE DIMENSIONAL SEMICONDUCTOR INTEGRATED CIRCUIT HAVING GATE PICK-UP LINE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/856125
[patent_app_country] => US
[patent_app_date] => 2015-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5151
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14856125
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/856125 | Three dimensional semiconductor integrated circuit having gate pick-up line and method of manufacturing the same | Sep 15, 2015 | Issued |
Array
(
[id] => 11765168
[patent_doc_number] => 09373618
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-06-21
[patent_title] => 'Integrated FinFET capacitor'
[patent_app_type] => utility
[patent_app_number] => 14/845442
[patent_app_country] => US
[patent_app_date] => 2015-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 24
[patent_no_of_words] => 8151
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14845442
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/845442 | Integrated FinFET capacitor | Sep 3, 2015 | Issued |
Array
(
[id] => 10495459
[patent_doc_number] => 20150380481
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-31
[patent_title] => 'CONVERSION OF STRAIN-INDUCING BUFFER TO ELECTRICAL INSULATOR'
[patent_app_type] => utility
[patent_app_number] => 14/844816
[patent_app_country] => US
[patent_app_date] => 2015-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 11525
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14844816
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/844816 | Conversion of strain-inducing buffer to electrical insulator | Sep 2, 2015 | Issued |
Array
(
[id] => 11483365
[patent_doc_number] => 09589920
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-03-07
[patent_title] => 'Chip package'
[patent_app_type] => utility
[patent_app_number] => 14/836111
[patent_app_country] => US
[patent_app_date] => 2015-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 33
[patent_no_of_words] => 10430
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14836111
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/836111 | Chip package | Aug 25, 2015 | Issued |
Array
(
[id] => 11510487
[patent_doc_number] => 09601658
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-03-21
[patent_title] => 'Solid state lighting devices without converter materials and associated methods of manufacturing'
[patent_app_type] => utility
[patent_app_number] => 14/810092
[patent_app_country] => US
[patent_app_date] => 2015-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 5939
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14810092
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/810092 | Solid state lighting devices without converter materials and associated methods of manufacturing | Jul 26, 2015 | Issued |
Array
(
[id] => 11787663
[patent_doc_number] => 09397126
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-07-19
[patent_title] => 'Peeling apparatus and manufacturing apparatus of semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 14/801093
[patent_app_country] => US
[patent_app_date] => 2015-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 31
[patent_no_of_words] => 14027
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14801093
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/801093 | Peeling apparatus and manufacturing apparatus of semiconductor device | Jul 15, 2015 | Issued |
Array
(
[id] => 11781709
[patent_doc_number] => 09390908
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-07-12
[patent_title] => 'Method and device for manufacturing a barrier layer on a flexible substrate'
[patent_app_type] => utility
[patent_app_number] => 14/799603
[patent_app_country] => US
[patent_app_date] => 2015-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 4142
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 42
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14799603
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/799603 | Method and device for manufacturing a barrier layer on a flexible substrate | Jul 14, 2015 | Issued |
Array
(
[id] => 10674180
[patent_doc_number] => 20160020325
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-01-21
[patent_title] => 'SEMICONDUCTOR DEVICE AND FABRICATION METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/799879
[patent_app_country] => US
[patent_app_date] => 2015-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 9272
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14799879
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/799879 | Semiconductor device and fabrication method thereof | Jul 14, 2015 | Issued |
Array
(
[id] => 11214869
[patent_doc_number] => 09443910
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-09-13
[patent_title] => 'Silicided bit line for reversible-resistivity memory'
[patent_app_type] => utility
[patent_app_number] => 14/795211
[patent_app_country] => US
[patent_app_date] => 2015-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 50
[patent_no_of_words] => 14036
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14795211
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/795211 | Silicided bit line for reversible-resistivity memory | Jul 8, 2015 | Issued |
Array
(
[id] => 11221577
[patent_doc_number] => 09449920
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-09-20
[patent_title] => 'Electronic device'
[patent_app_type] => utility
[patent_app_number] => 14/792816
[patent_app_country] => US
[patent_app_date] => 2015-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 7724
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14792816
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/792816 | Electronic device | Jul 6, 2015 | Issued |
Array
(
[id] => 11367076
[patent_doc_number] => 20170005057
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-05
[patent_title] => 'CHIP PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 14/789165
[patent_app_country] => US
[patent_app_date] => 2015-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5290
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14789165
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/789165 | Chip package | Jun 30, 2015 | Issued |
Array
(
[id] => 11333721
[patent_doc_number] => 09524973
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-12-20
[patent_title] => 'Shallow trench air gaps and their formation'
[patent_app_type] => utility
[patent_app_number] => 14/755750
[patent_app_country] => US
[patent_app_date] => 2015-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 29
[patent_no_of_words] => 6015
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 237
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14755750
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/755750 | Shallow trench air gaps and their formation | Jun 29, 2015 | Issued |