
Benjamin E. Lanier
Examiner (ID: 11317, Phone: (571)272-3805 , Office: P/2437 )
| Most Active Art Unit | 2437 |
| Art Unit(s) | 2437, 2132, 2432 |
| Total Applications | 1337 |
| Issued Applications | 871 |
| Pending Applications | 110 |
| Abandoned Applications | 371 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4807823
[patent_doc_number] => 20080171401
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-17
[patent_title] => 'Device for repairing conducting line and repairing method using same'
[patent_app_type] => utility
[patent_app_number] => 12/009013
[patent_app_country] => US
[patent_app_date] => 2008-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1814
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0171/20080171401.pdf
[firstpage_image] =>[orig_patent_app_number] => 12009013
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/009013 | Device for repairing conducting line and repairing method using same | Jan 14, 2008 | Issued |
Array
(
[id] => 159228
[patent_doc_number] => 07674707
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-03-09
[patent_title] => 'Manufacturable reliable diffusion-barrier'
[patent_app_type] => utility
[patent_app_number] => 11/968093
[patent_app_country] => US
[patent_app_date] => 2007-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 4082
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/674/07674707.pdf
[firstpage_image] =>[orig_patent_app_number] => 11968093
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/968093 | Manufacturable reliable diffusion-barrier | Dec 30, 2007 | Issued |
Array
(
[id] => 23214
[patent_doc_number] => 07800118
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-09-21
[patent_title] => 'Array substrate with reduced pixel defect, method of manufacturing the same and liquid crystal display panel having the same'
[patent_app_type] => utility
[patent_app_number] => 11/957147
[patent_app_country] => US
[patent_app_date] => 2007-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 5183
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/800/07800118.pdf
[firstpage_image] =>[orig_patent_app_number] => 11957147
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/957147 | Array substrate with reduced pixel defect, method of manufacturing the same and liquid crystal display panel having the same | Dec 13, 2007 | Issued |
Array
(
[id] => 6563481
[patent_doc_number] => 20100059894
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-03-11
[patent_title] => 'METHOD OF MANUFACTURING OPENINGS IN A SUBSTRATE, A VIA IN SUBSTRATE, AND A SEMICONDUCTOR DEVICE COMPRISING SUCH A VIA'
[patent_app_type] => utility
[patent_app_number] => 12/518684
[patent_app_country] => US
[patent_app_date] => 2007-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6118
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0059/20100059894.pdf
[firstpage_image] =>[orig_patent_app_number] => 12518684
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/518684 | Method of manufacturing openings in a substrate, a via in substrate, and a semiconductor device comprising such a via | Dec 9, 2007 | Issued |
Array
(
[id] => 4879889
[patent_doc_number] => 20080153272
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-06-26
[patent_title] => 'Method for manufacturing SOI substrate'
[patent_app_type] => utility
[patent_app_number] => 11/987794
[patent_app_country] => US
[patent_app_date] => 2007-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4595
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0153/20080153272.pdf
[firstpage_image] =>[orig_patent_app_number] => 11987794
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/987794 | Method for manufacturing SOI substrate | Dec 3, 2007 | Abandoned |
Array
(
[id] => 7592833
[patent_doc_number] => 07652368
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-01-26
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/946581
[patent_app_country] => US
[patent_app_date] => 2007-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 22
[patent_no_of_words] => 8280
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 365
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/652/07652368.pdf
[firstpage_image] =>[orig_patent_app_number] => 11946581
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/946581 | Semiconductor device | Nov 27, 2007 | Issued |
Array
(
[id] => 849478
[patent_doc_number] => 07381997
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-06-03
[patent_title] => 'Lateral silicided diodes'
[patent_app_type] => utility
[patent_app_number] => 11/944839
[patent_app_country] => US
[patent_app_date] => 2007-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 33
[patent_no_of_words] => 5961
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/381/07381997.pdf
[firstpage_image] =>[orig_patent_app_number] => 11944839
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/944839 | Lateral silicided diodes | Nov 25, 2007 | Issued |
Array
(
[id] => 5564233
[patent_doc_number] => 20090137086
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-05-28
[patent_title] => 'METHOD FOR MAKING A DEVICE INCLUDING PLACING A SEMICONDUCTOR CHIP ON A SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 11/944724
[patent_app_country] => US
[patent_app_date] => 2007-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5109
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0137/20090137086.pdf
[firstpage_image] =>[orig_patent_app_number] => 11944724
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/944724 | Method for making a device including placing a semiconductor chip on a substrate | Nov 25, 2007 | Issued |
Array
(
[id] => 4443755
[patent_doc_number] => 07928566
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-04-19
[patent_title] => 'Conductive bump, method for manufacturing the conductive bump, semiconductor device and method for manufacturing the semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/514649
[patent_app_country] => US
[patent_app_date] => 2007-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 28
[patent_no_of_words] => 7068
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/928/07928566.pdf
[firstpage_image] =>[orig_patent_app_number] => 12514649
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/514649 | Conductive bump, method for manufacturing the conductive bump, semiconductor device and method for manufacturing the semiconductor device | Nov 19, 2007 | Issued |
Array
(
[id] => 5278713
[patent_doc_number] => 20090130845
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-05-21
[patent_title] => 'DIRECT ELECTRODEPOSITION OF COPPER ONTO TA-ALLOY BARRIERS'
[patent_app_type] => utility
[patent_app_number] => 11/942393
[patent_app_country] => US
[patent_app_date] => 2007-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 1715
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0130/20090130845.pdf
[firstpage_image] =>[orig_patent_app_number] => 11942393
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/942393 | DIRECT ELECTRODEPOSITION OF COPPER ONTO TA-ALLOY BARRIERS | Nov 18, 2007 | Abandoned |
Array
(
[id] => 220990
[patent_doc_number] => 07608536
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-10-27
[patent_title] => 'Method of manufacturing contact opening'
[patent_app_type] => utility
[patent_app_number] => 11/984054
[patent_app_country] => US
[patent_app_date] => 2007-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 2086
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/608/07608536.pdf
[firstpage_image] =>[orig_patent_app_number] => 11984054
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/984054 | Method of manufacturing contact opening | Nov 12, 2007 | Issued |
Array
(
[id] => 292321
[patent_doc_number] => 07544611
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-06-09
[patent_title] => 'Method of manufacturing III-V nitride semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/935494
[patent_app_country] => US
[patent_app_date] => 2007-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 2061
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/544/07544611.pdf
[firstpage_image] =>[orig_patent_app_number] => 11935494
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/935494 | Method of manufacturing III-V nitride semiconductor device | Nov 5, 2007 | Issued |
Array
(
[id] => 4904040
[patent_doc_number] => 20080113453
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-15
[patent_title] => 'FABRICATION PROCESS OF SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 11/933684
[patent_app_country] => US
[patent_app_date] => 2007-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 6177
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0113/20080113453.pdf
[firstpage_image] =>[orig_patent_app_number] => 11933684
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/933684 | Fabrication process of semiconductor device | Oct 31, 2007 | Issued |
Array
(
[id] => 4752619
[patent_doc_number] => 20080160694
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-03
[patent_title] => 'METHOD FOR FORMING FLASH MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 11/933914
[patent_app_country] => US
[patent_app_date] => 2007-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2859
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0160/20080160694.pdf
[firstpage_image] =>[orig_patent_app_number] => 11933914
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/933914 | METHOD FOR FORMING FLASH MEMORY DEVICE | Oct 31, 2007 | Abandoned |
Array
(
[id] => 4913148
[patent_doc_number] => 20080093747
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-04-24
[patent_title] => 'Three dimensional device integration method and integrated device'
[patent_app_type] => utility
[patent_app_number] => 11/980665
[patent_app_country] => US
[patent_app_date] => 2007-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 12996
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0093/20080093747.pdf
[firstpage_image] =>[orig_patent_app_number] => 11980665
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/980665 | Three dimensional device integration method and integrated device | Oct 30, 2007 | Abandoned |
Array
(
[id] => 4701897
[patent_doc_number] => 20080061419
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-03-13
[patent_title] => 'Three dimensional device integration method and integrated device'
[patent_app_type] => utility
[patent_app_number] => 11/980659
[patent_app_country] => US
[patent_app_date] => 2007-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 12996
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0061/20080061419.pdf
[firstpage_image] =>[orig_patent_app_number] => 11980659
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/980659 | Three dimensional device integration method and integrated device | Oct 30, 2007 | Abandoned |
Array
(
[id] => 151662
[patent_doc_number] => 07678642
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-03-16
[patent_title] => 'Method for manufacturing phase change memory device using a patterning process'
[patent_app_type] => utility
[patent_app_number] => 11/871313
[patent_app_country] => US
[patent_app_date] => 2007-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 3750
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/678/07678642.pdf
[firstpage_image] =>[orig_patent_app_number] => 11871313
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/871313 | Method for manufacturing phase change memory device using a patterning process | Oct 11, 2007 | Issued |
Array
(
[id] => 575975
[patent_doc_number] => 07456030
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-11-25
[patent_title] => 'Electroforming technique for the formation of high frequency performance ferromagnetic films'
[patent_app_type] => utility
[patent_app_number] => 11/974143
[patent_app_country] => US
[patent_app_date] => 2007-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 20
[patent_no_of_words] => 2896
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/456/07456030.pdf
[firstpage_image] =>[orig_patent_app_number] => 11974143
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/974143 | Electroforming technique for the formation of high frequency performance ferromagnetic films | Oct 10, 2007 | Issued |
Array
(
[id] => 5361092
[patent_doc_number] => 20090035886
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-02-05
[patent_title] => 'PREDOPED TRANSFER GATE FOR A CMOS IMAGE SENSOR'
[patent_app_type] => utility
[patent_app_number] => 11/864713
[patent_app_country] => US
[patent_app_date] => 2007-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3202
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0035/20090035886.pdf
[firstpage_image] =>[orig_patent_app_number] => 11864713
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/864713 | Predoped transfer gate for a CMOS image sensor | Sep 27, 2007 | Issued |
Array
(
[id] => 4904073
[patent_doc_number] => 20080113486
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-15
[patent_title] => 'Peeling apparatus and manufacturing apparatus of semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/902514
[patent_app_country] => US
[patent_app_date] => 2007-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 14026
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0113/20080113486.pdf
[firstpage_image] =>[orig_patent_app_number] => 11902514
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/902514 | Peeling apparatus and manufacturing apparatus of semiconductor device | Sep 20, 2007 | Issued |