Benjamin E. Lanier

Array ( [id] => 5129969 [patent_doc_number] => 20070206366 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-09-06 [patent_title] => 'Method for embedding a component in a base' [patent_app_type] => utility [patent_app_number] => 11/797609 [patent_app_country] => US [patent_app_date] => 2007-05-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 5335 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0206/20070206366.pdf [firstpage_image] =>[orig_patent_app_number] => 11797609 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5163064 [patent_doc_number] => 20070284645 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-12-13 [patent_title] => 'Non-volatile memory devices having a multi-layered charge storage layer and methods of forming the same' [patent_app_type] => utility [patent_app_number] => 11/799685 [patent_app_country] => US [patent_app_date] => 2007-05-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 11516 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0284/20070284645.pdf [firstpage_image] =>[orig_patent_app_number] => 11799685 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5005080 [patent_doc_number] => 20070202650 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-08-30 [patent_title] => 'Low voltage power MOSFET device and process for its manufacture' [patent_app_type] => utility [patent_app_number] => 11/796303 [patent_app_country] => US [patent_app_date] => 2007-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2286 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0202/20070202650.pdf [firstpage_image] =>[orig_patent_app_number] => 11796303 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7595255 [patent_doc_number] => 07626206 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-12-01 [patent_title] => 'Liquid crystal display device and fabricating method thereof' [patent_app_type] => utility [patent_app_number] => 11/790068 [patent_app_country] => US [patent_app_date] => 2007-04-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 4560 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/626/07626206.pdf [firstpage_image] =>[orig_patent_app_number] => 11790068 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7523397 [patent_doc_number] => 08026556 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-09-27 [patent_title] => 'Adjustible resistor for use in a resistive divider circuit and method for manufacturing' [patent_app_type] => utility [patent_app_number] => 12/297281 [patent_app_country] => US [patent_app_date] => 2007-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 2828 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/026/08026556.pdf [firstpage_image] =>[orig_patent_app_number] => 12297281 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5101397 [patent_doc_number] => 20070184659 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-08-09 [patent_title] => 'Method for Cleaning a Semiconductor Wafer' [patent_app_type] => utility [patent_app_number] => 11/697883 [patent_app_country] => US [patent_app_date] => 2007-04-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5360 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0184/20070184659.pdf [firstpage_image] =>[orig_patent_app_number] => 11697883 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5173962 [patent_doc_number] => 20070175019 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-08-02 [patent_title] => 'ELECTRICAL COMPONENT, METHOD FOR THE MANUFACTURE THEREOF AND EMPLOYMENT THEREOF' [patent_app_type] => utility [patent_app_number] => 11/697844 [patent_app_country] => US [patent_app_date] => 2007-04-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4325 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0175/20070175019.pdf [firstpage_image] =>[orig_patent_app_number] => 11697844 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4682374 [patent_doc_number] => 20080248600 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-09 [patent_title] => 'METHOD AND DEVICE FOR WAFER BACKSIDE ALIGNMENT OVERLAY ACCURACY' [patent_app_type] => utility [patent_app_number] => 11/697543 [patent_app_country] => US [patent_app_date] => 2007-04-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3718 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0248/20080248600.pdf [firstpage_image] =>[orig_patent_app_number] => 11697543 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7691968 [patent_doc_number] => 20070232065 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-10-04 [patent_title] => 'Composition Control For Photovoltaic Thin Film Manufacturing' [patent_app_type] => utility [patent_app_number] => 11/696643 [patent_app_country] => US [patent_app_date] => 2007-04-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5512 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0232/20070232065.pdf [firstpage_image] =>[orig_patent_app_number] => 11696643 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5122294 [patent_doc_number] => 20070234563 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-10-11 [patent_title] => 'METHOD OF FORMING SOLDER CONNECTION PORTIONS, METHOD OF FORMING WIRING SUBSTRATE AND METHOD OF PRODUCING SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 11/696473 [patent_app_country] => US [patent_app_date] => 2007-04-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4295 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0234/20070234563.pdf [firstpage_image] =>[orig_patent_app_number] => 11696473 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 224825 [patent_doc_number] => 07605008 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-10-20 [patent_title] => 'Plasma ignition and complete faraday shielding of capacitive coupling for an inductively-coupled plasma' [patent_app_type] => utility [patent_app_number] => 11/695553 [patent_app_country] => US [patent_app_date] => 2007-04-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 4825 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/605/07605008.pdf [firstpage_image] =>[orig_patent_app_number] => 11695553 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4719591 [patent_doc_number] => 20080242114 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-02 [patent_title] => 'THERMAL ANNEAL METHOD FOR A HIGH-K DIELECTRIC' [patent_app_type] => utility [patent_app_number] => 11/695324 [patent_app_country] => US [patent_app_date] => 2007-04-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2328 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0242/20080242114.pdf [firstpage_image] =>[orig_patent_app_number] => 11695324 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4719547 [patent_doc_number] => 20080242070 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-02 [patent_title] => 'INTEGRATION SCHEMES FOR FABRICATING POLYSILICON GATE MOSFET AND HIGH-K DIELECTRIC METAL GATE MOSFET' [patent_app_type] => utility [patent_app_number] => 11/694104 [patent_app_country] => US [patent_app_date] => 2007-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 5742 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0242/20080242070.pdf [firstpage_image] =>[orig_patent_app_number] => 11694104 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4719506 [patent_doc_number] => 20080242029 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-02 [patent_title] => 'METHOD AND STRUCTURE FOR MAKING A TOP-SIDE CONTACT TO A SUBSTRATE' [patent_app_type] => utility [patent_app_number] => 11/694704 [patent_app_country] => US [patent_app_date] => 2007-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4466 [patent_no_of_claims] => 48 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0242/20080242029.pdf [firstpage_image] =>[orig_patent_app_number] => 11694704 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 274164 [patent_doc_number] => 07560328 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-07-14 [patent_title] => 'Strained Si on multiple materials for bulk or SOI substrates' [patent_app_type] => utility [patent_app_number] => 11/694373 [patent_app_country] => US [patent_app_date] => 2007-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 18 [patent_no_of_words] => 5924 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 212 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/560/07560328.pdf [firstpage_image] =>[orig_patent_app_number] => 11694373 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4719475 [patent_doc_number] => 20080241998 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-02 [patent_title] => 'METHOD FOR FABRICATING A LOW COST INTEGRATED CIRCUIT (IC) PACKAGE' [patent_app_type] => utility [patent_app_number] => 11/694744 [patent_app_country] => US [patent_app_date] => 2007-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2700 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0241/20080241998.pdf [firstpage_image] =>[orig_patent_app_number] => 11694744 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 602428 [patent_doc_number] => 07432191 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2008-10-07 [patent_title] => 'Method of forming a dual damascene structure utilizing a developable anti-reflective coating' [patent_app_type] => utility [patent_app_number] => 11/694623 [patent_app_country] => US [patent_app_date] => 2007-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 3251 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/432/07432191.pdf [firstpage_image] =>[orig_patent_app_number] => 11694623 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 345064 [patent_doc_number] => 07498251 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-03-03 [patent_title] => 'Redistribution circuit structure' [patent_app_type] => utility [patent_app_number] => 11/693734 [patent_app_country] => US [patent_app_date] => 2007-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 3139 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/498/07498251.pdf [firstpage_image] =>[orig_patent_app_number] => 11693734 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4715346 [patent_doc_number] => 20080237868 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-02 [patent_title] => 'METHOD AND STRUCTURE FOR ULTRA NARROW CRACK STOP FOR MULTILEVEL SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 11/693033 [patent_app_country] => US [patent_app_date] => 2007-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 2887 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0237/20080237868.pdf [firstpage_image] =>[orig_patent_app_number] => 11693033 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4740056 [patent_doc_number] => 20080233709 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-09-25 [patent_title] => 'METHOD FOR REMOVING MATERIAL FROM A SEMICONDUCTOR' [patent_app_type] => utility [patent_app_number] => 11/689884 [patent_app_country] => US [patent_app_date] => 2007-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4019 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0233/20080233709.pdf [firstpage_image] =>[orig_patent_app_number] => 11689884 [rel_patent_id] =>[rel_patent_doc_number] =>)