
Benjamin Lee Osterhout
Examiner (ID: 8550)
| Most Active Art Unit | 1711 |
| Art Unit(s) | 1711, 1792 |
| Total Applications | 1134 |
| Issued Applications | 889 |
| Pending Applications | 77 |
| Abandoned Applications | 198 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16447204
[patent_doc_number] => 10839133
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-11-17
[patent_title] => Circuit layout similarity metric for semiconductor testsite coverage
[patent_app_type] => utility
[patent_app_number] => 16/412404
[patent_app_country] => US
[patent_app_date] => 2019-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 8813
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16412404
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/412404 | Circuit layout similarity metric for semiconductor testsite coverage | May 13, 2019 | Issued |
Array
(
[id] => 14782815
[patent_doc_number] => 20190266305
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-29
[patent_title] => PLACEMENT-DRIVEN GENERATION OF ERROR DETECTING STRUCTURES IN INTEGRATED CIRCUITS
[patent_app_type] => utility
[patent_app_number] => 16/405467
[patent_app_country] => US
[patent_app_date] => 2019-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5491
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16405467
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/405467 | Placement-driven generation of error detecting structures in integrated circuits | May 6, 2019 | Issued |
Array
(
[id] => 14751193
[patent_doc_number] => 20190258770
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-22
[patent_title] => METHOD FOR IMPROVING CIRCUIT LAYOUT FOR MANUFACTURABILITY
[patent_app_type] => utility
[patent_app_number] => 16/404326
[patent_app_country] => US
[patent_app_date] => 2019-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8371
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16404326
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/404326 | Method for improving circuit layout for manufacturability | May 5, 2019 | Issued |
Array
(
[id] => 19781828
[patent_doc_number] => 12230868
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-18
[patent_title] => Device for inductive energy transfer into a human body, for example, and use of said device
[patent_app_type] => utility
[patent_app_number] => 17/051403
[patent_app_country] => US
[patent_app_date] => 2019-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3178
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17051403
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/051403 | Device for inductive energy transfer into a human body, for example, and use of said device | May 1, 2019 | Issued |
Array
(
[id] => 14751183
[patent_doc_number] => 20190258765
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-22
[patent_title] => CONTROL PATH VERIFICATION OF HARDWARE DESIGN FOR PIPELINED PROCESS
[patent_app_type] => utility
[patent_app_number] => 16/399218
[patent_app_country] => US
[patent_app_date] => 2019-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12367
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16399218
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/399218 | Control path verification of hardware design for pipelined process | Apr 29, 2019 | Issued |
Array
(
[id] => 16402896
[patent_doc_number] => 20200343754
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-29
[patent_title] => COMMUNICATION ARCHITECTURE BETWEEN EAR BUD DEVICE AND CHARGING DEVICE BASED ON FEWER PINS
[patent_app_type] => utility
[patent_app_number] => 16/393912
[patent_app_country] => US
[patent_app_date] => 2019-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3534
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16393912
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/393912 | Communication architecture between ear bud device and charging device based on fewer pins | Apr 23, 2019 | Issued |
Array
(
[id] => 14688279
[patent_doc_number] => 20190243255
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-08
[patent_title] => Method and Apparatus for Fabricating Wafer By Calculating Process Correction Parameters
[patent_app_type] => utility
[patent_app_number] => 16/385512
[patent_app_country] => US
[patent_app_date] => 2019-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7692
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -1
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16385512
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/385512 | Method and apparatus for fabricating wafer by calculating process correction parameters | Apr 15, 2019 | Issued |
Array
(
[id] => 15777111
[patent_doc_number] => 20200119573
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-16
[patent_title] => Dual Stage Battery Charger
[patent_app_type] => utility
[patent_app_number] => 16/372752
[patent_app_country] => US
[patent_app_date] => 2019-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5339
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16372752
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/372752 | Dual stage battery charger | Apr 1, 2019 | Issued |
Array
(
[id] => 14588875
[patent_doc_number] => 20190222046
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-18
[patent_title] => Methods and Devices for Presenting Auxiliary Energy Delivery Indicia on a Display
[patent_app_type] => utility
[patent_app_number] => 16/363950
[patent_app_country] => US
[patent_app_date] => 2019-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11436
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16363950
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/363950 | Methods and devices for presenting auxiliary energy delivery indicia on a display | Mar 24, 2019 | Issued |
Array
(
[id] => 17372721
[patent_doc_number] => 20220027773
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-27
[patent_title] => NON-ADIABATIC IMPLEMENTATION OF AN ISWAP QUANTUM LOGIC GATE
[patent_app_type] => utility
[patent_app_number] => 17/433445
[patent_app_country] => US
[patent_app_date] => 2019-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13083
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17433445
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/433445 | Non-adiabatic implementation of an iSWAP quantum logic gate | Mar 4, 2019 | Issued |
Array
(
[id] => 16323339
[patent_doc_number] => 10783305
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-09-22
[patent_title] => System, method, and computer program product for handling combinational loops associated with the formal verification of an electronic circuit design
[patent_app_type] => utility
[patent_app_number] => 16/275280
[patent_app_country] => US
[patent_app_date] => 2019-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5378
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16275280
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/275280 | System, method, and computer program product for handling combinational loops associated with the formal verification of an electronic circuit design | Feb 12, 2019 | Issued |
Array
(
[id] => 14720297
[patent_doc_number] => 20190251212
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-15
[patent_title] => Method for Creating a Netlist
[patent_app_type] => utility
[patent_app_number] => 16/274951
[patent_app_country] => US
[patent_app_date] => 2019-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8322
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16274951
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/274951 | Method for Creating a Netlist | Feb 12, 2019 | Abandoned |
Array
(
[id] => 18506742
[patent_doc_number] => 11704561
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-07-18
[patent_title] => Method for realizing a neural network
[patent_app_type] => utility
[patent_app_number] => 16/955356
[patent_app_country] => US
[patent_app_date] => 2018-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 5495
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 322
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16955356
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/955356 | Method for realizing a neural network | Dec 11, 2018 | Issued |
Array
(
[id] => 16650707
[patent_doc_number] => 10927873
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-02-23
[patent_title] => Wall anchor for cart with recharging
[patent_app_type] => utility
[patent_app_number] => 16/212312
[patent_app_country] => US
[patent_app_date] => 2018-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 17
[patent_no_of_words] => 10673
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16212312
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/212312 | Wall anchor for cart with recharging | Dec 5, 2018 | Issued |
Array
(
[id] => 16959560
[patent_doc_number] => 11063445
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-13
[patent_title] => Multi-cell battery management device
[patent_app_type] => utility
[patent_app_number] => 16/211084
[patent_app_country] => US
[patent_app_date] => 2018-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3729
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16211084
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/211084 | Multi-cell battery management device | Dec 4, 2018 | Issued |
Array
(
[id] => 15504327
[patent_doc_number] => 20200052352
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-13
[patent_title] => Battery Pack
[patent_app_type] => utility
[patent_app_number] => 16/609244
[patent_app_country] => US
[patent_app_date] => 2018-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7675
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 370
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16609244
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/609244 | Battery pack | Nov 28, 2018 | Issued |
Array
(
[id] => 15967365
[patent_doc_number] => 20200167434
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-28
[patent_title] => DYNAMICALLY ADJUSTING GRIP PANEL
[patent_app_type] => utility
[patent_app_number] => 16/202823
[patent_app_country] => US
[patent_app_date] => 2018-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7878
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16202823
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/202823 | Dynamically adjusting grip panel | Nov 27, 2018 | Issued |
Array
(
[id] => 17194253
[patent_doc_number] => 11163003
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-02
[patent_title] => Electronic device test database generating method and electronic device test database generating apparatus
[patent_app_type] => utility
[patent_app_number] => 16/203576
[patent_app_country] => US
[patent_app_date] => 2018-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 3306
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16203576
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/203576 | Electronic device test database generating method and electronic device test database generating apparatus | Nov 27, 2018 | Issued |
Array
(
[id] => 15967379
[patent_doc_number] => 20200167441
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-28
[patent_title] => MANAGING FEEDTHROUGH WIRING FOR INTEGRATED CIRCUITS
[patent_app_type] => utility
[patent_app_number] => 16/200885
[patent_app_country] => US
[patent_app_date] => 2018-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5455
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16200885
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/200885 | Managing feedthrough wiring for integrated circuits | Nov 26, 2018 | Issued |
Array
(
[id] => 18803418
[patent_doc_number] => 11836577
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-05
[patent_title] => Reinforcement learning model training through simulation
[patent_app_type] => utility
[patent_app_number] => 16/201830
[patent_app_country] => US
[patent_app_date] => 2018-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 21857
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16201830
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/201830 | Reinforcement learning model training through simulation | Nov 26, 2018 | Issued |