Benjamin Morales Fernandez

Array ( [id] => 4037254 [patent_doc_number] => 05968188 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-19 [patent_title] => 'System for providing real-time code coverage' [patent_app_type] => 1 [patent_app_number] => 9/037369 [patent_app_country] => US [patent_app_date] => 1998-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 8382 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/968/05968188.pdf [firstpage_image] =>[orig_patent_app_number] => 037369 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3970615 [patent_doc_number] => 05958074 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-28 [patent_title] => 'Data processor having data bus and instruction fetch bus provided separately from each other' [patent_app_type] => 1 [patent_app_number] => 9/002785 [patent_app_country] => US [patent_app_date] => 1998-01-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4969 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/958/05958074.pdf [firstpage_image] =>[orig_patent_app_number] => 002785 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4088926 [patent_doc_number] => 05966510 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-12 [patent_title] => 'SCSI-coupled module for monitoring and controlling SCSI-coupled raid bank and bank environment' [patent_app_type] => 1 [patent_app_number] => 8/998585 [patent_app_country] => US [patent_app_date] => 1997-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 12423 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 211 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/966/05966510.pdf [firstpage_image] =>[orig_patent_app_number] => 998585 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3951094 [patent_doc_number] => 05940587 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-17 [patent_title] => 'System and method for trap address mapping for fault isolation' [patent_app_type] => 1 [patent_app_number] => 8/989421 [patent_app_country] => US [patent_app_date] => 1997-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2511 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/940/05940587.pdf [firstpage_image] =>[orig_patent_app_number] => 989421 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4069662 [patent_doc_number] => 05864660 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-26 [patent_title] => 'Testing the integration of a plurality of elements in a computer system using a plurality of tests codes, each corresponding to an alternate product configuration for an associated element' [patent_app_type] => 1 [patent_app_number] => 8/975394 [patent_app_country] => US [patent_app_date] => 1997-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 7669 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/864/05864660.pdf [firstpage_image] =>[orig_patent_app_number] => 975394 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3795616 [patent_doc_number] => 05758067 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-26 [patent_title] => 'Automated tape backup system and method' [patent_app_type] => 1 [patent_app_number] => 8/931230 [patent_app_country] => US [patent_app_date] => 1997-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2164 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 240 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/758/05758067.pdf [firstpage_image] =>[orig_patent_app_number] => 931230 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3970282 [patent_doc_number] => 05958053 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-28 [patent_title] => 'Communications protocol with improved security' [patent_app_type] => 1 [patent_app_number] => 8/916439 [patent_app_country] => US [patent_app_date] => 1997-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 10931 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/958/05958053.pdf [firstpage_image] =>[orig_patent_app_number] => 916439 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4015254 [patent_doc_number] => 05925128 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-20 [patent_title] => 'Access control module for a personal computer' [patent_app_type] => 1 [patent_app_number] => 8/893742 [patent_app_country] => US [patent_app_date] => 1997-07-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 17 [patent_no_of_words] => 4513 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 218 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/925/05925128.pdf [firstpage_image] =>[orig_patent_app_number] => 893742 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3997534 [patent_doc_number] => 05961652 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-05 [patent_title] => 'Read checking for drive rebuild' [patent_app_type] => 1 [patent_app_number] => 8/879667 [patent_app_country] => US [patent_app_date] => 1997-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 14 [patent_no_of_words] => 11815 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/961/05961652.pdf [firstpage_image] =>[orig_patent_app_number] => 879667 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3974040 [patent_doc_number] => 05901282 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-04 [patent_title] => 'Back-up method for firmware information' [patent_app_type] => 1 [patent_app_number] => 8/868581 [patent_app_country] => US [patent_app_date] => 1997-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 1738 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/901/05901282.pdf [firstpage_image] =>[orig_patent_app_number] => 868581 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3914242 [patent_doc_number] => 05751728 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-12 [patent_title] => 'Semiconductor memory IC testing device' [patent_app_type] => 1 [patent_app_number] => 8/837953 [patent_app_country] => US [patent_app_date] => 1997-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3042 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 278 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/751/05751728.pdf [firstpage_image] =>[orig_patent_app_number] => 837953 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3782347 [patent_doc_number] => 05850510 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-15 [patent_title] => 'Interpreter language processing device' [patent_app_type] => 1 [patent_app_number] => 8/841358 [patent_app_country] => US [patent_app_date] => 1997-04-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 7425 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 261 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/850/05850510.pdf [firstpage_image] =>[orig_patent_app_number] => 841358 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3796133 [patent_doc_number] => 05819028 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-06 [patent_title] => 'Method and apparatus for determining the health of a network' [patent_app_type] => 1 [patent_app_number] => 8/835803 [patent_app_country] => US [patent_app_date] => 1997-04-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 20 [patent_no_of_words] => 8383 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/819/05819028.pdf [firstpage_image] =>[orig_patent_app_number] => 835803 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4015241 [patent_doc_number] => 05925127 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-20 [patent_title] => 'Method and system for monitoring the use of rented software' [patent_app_type] => 1 [patent_app_number] => 8/831801 [patent_app_country] => US [patent_app_date] => 1997-04-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 8692 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/925/05925127.pdf [firstpage_image] =>[orig_patent_app_number] => 831801 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4014240 [patent_doc_number] => 05923838 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-13 [patent_title] => 'Microcomputer with built-in flash memory' [patent_app_type] => 1 [patent_app_number] => 8/835361 [patent_app_country] => US [patent_app_date] => 1997-04-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5717 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/923/05923838.pdf [firstpage_image] =>[orig_patent_app_number] => 835361 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4041876 [patent_doc_number] => 05903717 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-11 [patent_title] => 'Fault tolerant computer system' [patent_app_type] => 1 [patent_app_number] => 8/832479 [patent_app_country] => US [patent_app_date] => 1997-04-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 8833 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 386 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/903/05903717.pdf [firstpage_image] =>[orig_patent_app_number] => 832479 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3813614 [patent_doc_number] => 05831393 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-03 [patent_title] => 'Flexible parity generation circuit' [patent_app_type] => 1 [patent_app_number] => 8/832050 [patent_app_country] => US [patent_app_date] => 1997-04-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5400 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 212 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/831/05831393.pdf [firstpage_image] =>[orig_patent_app_number] => 832050 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4042827 [patent_doc_number] => 05931957 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-03 [patent_title] => 'Support for out-of-order execution of loads and stores in a processor' [patent_app_type] => 1 [patent_app_number] => 8/829669 [patent_app_country] => US [patent_app_date] => 1997-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6482 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 500 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/931/05931957.pdf [firstpage_image] =>[orig_patent_app_number] => 829669 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3923086 [patent_doc_number] => 05928334 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-27 [patent_title] => 'Hardware verification tool for multiprocessors' [patent_app_type] => 1 [patent_app_number] => 8/827549 [patent_app_country] => US [patent_app_date] => 1997-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 24 [patent_no_of_words] => 8805 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 203 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/928/05928334.pdf [firstpage_image] =>[orig_patent_app_number] => 827549 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3900532 [patent_doc_number] => 05715388 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-03 [patent_title] => 'Computer system for controlling an industrial robot subsystem which can monitor and detect abnormalities therein' [patent_app_type] => 1 [patent_app_number] => 8/829480 [patent_app_country] => US [patent_app_date] => 1997-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3803 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 282 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/715/05715388.pdf [firstpage_image] =>[orig_patent_app_number] => 829480 [rel_patent_id] =>[rel_patent_doc_number] =>)