Benjamin Morales Fernandez

Array ( [id] => 3527035 [patent_doc_number] => 05487149 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-23 [patent_title] => 'Common control redundancy switch method for switching a faulty active common control unit with an inactive spare common control unit' [patent_app_type] => 1 [patent_app_number] => 8/366262 [patent_app_country] => US [patent_app_date] => 1994-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3568 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 462 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/487/05487149.pdf [firstpage_image] =>[orig_patent_app_number] => 366262 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3565730 [patent_doc_number] => 05574856 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-11-12 [patent_title] => 'Fault indication in a storage device array' [patent_app_type] => 1 [patent_app_number] => 8/366032 [patent_app_country] => US [patent_app_date] => 1994-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5748 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 194 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/574/05574856.pdf [firstpage_image] =>[orig_patent_app_number] => 366032 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3700230 [patent_doc_number] => 05644701 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-01 [patent_title] => 'Data processing system and method for executing snapshot dumps' [patent_app_type] => 1 [patent_app_number] => 8/365545 [patent_app_country] => US [patent_app_date] => 1994-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 21 [patent_no_of_words] => 12960 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/644/05644701.pdf [firstpage_image] =>[orig_patent_app_number] => 365545 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3532579 [patent_doc_number] => 05490248 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-02-06 [patent_title] => 'Disk array system having special parity groups for data blocks with high update activity' [patent_app_type] => 1 [patent_app_number] => 8/364052 [patent_app_country] => US [patent_app_date] => 1994-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4406 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 39 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/490/05490248.pdf [firstpage_image] =>[orig_patent_app_number] => 364052 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3708115 [patent_doc_number] => 05619642 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-08 [patent_title] => 'Fault tolerant memory system which utilizes data from a shadow memory device upon the detection of erroneous data in a main memory device' [patent_app_type] => 1 [patent_app_number] => 8/363132 [patent_app_country] => US [patent_app_date] => 1994-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 7932 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 405 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/619/05619642.pdf [firstpage_image] =>[orig_patent_app_number] => 363132 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3543943 [patent_doc_number] => 05583987 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-10 [patent_title] => 'Method and apparatus for initializing a multiprocessor system while resetting defective CPU\'s detected during operation thereof' [patent_app_type] => 1 [patent_app_number] => 8/361041 [patent_app_country] => US [patent_app_date] => 1994-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 13839 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/583/05583987.pdf [firstpage_image] =>[orig_patent_app_number] => 361041 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3603074 [patent_doc_number] => 05586253 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-17 [patent_title] => 'Method and apparatus for validating I/O addresses in a fault-tolerant computer system' [patent_app_type] => 1 [patent_app_number] => 8/356561 [patent_app_country] => US [patent_app_date] => 1994-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 6175 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/586/05586253.pdf [firstpage_image] =>[orig_patent_app_number] => 356561 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3527049 [patent_doc_number] => 05487151 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-23 [patent_title] => 'Transmission error detection system for use in a disaster prevention monitoring system' [patent_app_type] => 1 [patent_app_number] => 8/355827 [patent_app_country] => US [patent_app_date] => 1994-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 19 [patent_no_of_words] => 6190 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 305 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/487/05487151.pdf [firstpage_image] =>[orig_patent_app_number] => 355827 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3718158 [patent_doc_number] => 05655077 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-08-05 [patent_title] => 'Method and system for authenticating access to heterogeneous computing services' [patent_app_type] => 1 [patent_app_number] => 8/356071 [patent_app_country] => US [patent_app_date] => 1994-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6508 [patent_no_of_claims] => 50 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/655/05655077.pdf [firstpage_image] =>[orig_patent_app_number] => 356071 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3599750 [patent_doc_number] => 05553237 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-03 [patent_title] => 'Safety critical monitoring of microprocessor controlled embedded systems' [patent_app_type] => 1 [patent_app_number] => 8/354971 [patent_app_country] => US [patent_app_date] => 1994-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 4741 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/553/05553237.pdf [firstpage_image] =>[orig_patent_app_number] => 354971 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3539883 [patent_doc_number] => 05542044 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-30 [patent_title] => 'Security device for a computer, and methods of constructing and utilizing same' [patent_app_type] => 1 [patent_app_number] => 8/354202 [patent_app_country] => US [patent_app_date] => 1994-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 5312 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/542/05542044.pdf [firstpage_image] =>[orig_patent_app_number] => 354202 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3601089 [patent_doc_number] => 05586125 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-17 [patent_title] => 'Method for generating test vectors for characterizing and verifying the operation of integrated circuits' [patent_app_type] => 1 [patent_app_number] => 8/344391 [patent_app_country] => US [patent_app_date] => 1994-11-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4160 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 381 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/586/05586125.pdf [firstpage_image] =>[orig_patent_app_number] => 344391 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3666924 [patent_doc_number] => 05623601 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-22 [patent_title] => 'Apparatus and method for providing a secure gateway for communication and data exchanges between networks' [patent_app_type] => 1 [patent_app_number] => 8/342772 [patent_app_country] => US [patent_app_date] => 1994-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 7361 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/623/05623601.pdf [firstpage_image] =>[orig_patent_app_number] => 342772 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3525244 [patent_doc_number] => 05564116 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-08 [patent_title] => 'Array type storage unit system' [patent_app_type] => 1 [patent_app_number] => 8/341082 [patent_app_country] => US [patent_app_date] => 1994-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6163 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 330 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/564/05564116.pdf [firstpage_image] =>[orig_patent_app_number] => 341082 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3636302 [patent_doc_number] => 05602988 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-11 [patent_title] => 'Fault tolerant queue system' [patent_app_type] => 1 [patent_app_number] => 8/339672 [patent_app_country] => US [patent_app_date] => 1994-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 6548 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/602/05602988.pdf [firstpage_image] =>[orig_patent_app_number] => 339672 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3526535 [patent_doc_number] => 05513344 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-04-30 [patent_title] => 'Method of testing cache memories used for an information processing apparatus' [patent_app_type] => 1 [patent_app_number] => 8/332082 [patent_app_country] => US [patent_app_date] => 1994-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 4641 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 324 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/513/05513344.pdf [firstpage_image] =>[orig_patent_app_number] => 332082 [rel_patent_id] =>[rel_patent_doc_number] =>)