Benjamin R. Fuller

Array ( [id] => 3520127 [patent_doc_number] => 05563777 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-08 [patent_title] => 'Inverter AC power supply' [patent_app_type] => 1 [patent_app_number] => 8/288090 [patent_app_country] => US [patent_app_date] => 1994-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 34 [patent_figures_cnt] => 49 [patent_no_of_words] => 14553 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 433 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/563/05563777.pdf [firstpage_image] =>[orig_patent_app_number] => 288090 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3552460 [patent_doc_number] => 05545970 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-13 [patent_title] => 'Voltage regulator circuit having adaptive loop gain' [patent_app_type] => 1 [patent_app_number] => 8/283330 [patent_app_country] => US [patent_app_date] => 1994-08-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 4757 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/545/05545970.pdf [firstpage_image] =>[orig_patent_app_number] => 283330 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3663070 [patent_doc_number] => 05627457 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-06 [patent_title] => 'Power supply device, liquid crystal display device, and method of supplying power' [patent_app_type] => 1 [patent_app_number] => 8/276470 [patent_app_country] => US [patent_app_date] => 1994-07-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 35 [patent_figures_cnt] => 41 [patent_no_of_words] => 21190 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/627/05627457.pdf [firstpage_image] =>[orig_patent_app_number] => 276470 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3632145 [patent_doc_number] => 05594636 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-14 [patent_title] => 'Matrix converter circuit and commutating method' [patent_app_type] => 1 [patent_app_number] => 8/267730 [patent_app_country] => US [patent_app_date] => 1994-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 3913 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 213 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/594/05594636.pdf [firstpage_image] =>[orig_patent_app_number] => 267730 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3552578 [patent_doc_number] => 05545978 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-13 [patent_title] => 'Bandgap reference generator having regulation and kick-start circuits' [patent_app_type] => 1 [patent_app_number] => 8/266281 [patent_app_country] => US [patent_app_date] => 1994-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3814 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 26 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/545/05545978.pdf [firstpage_image] =>[orig_patent_app_number] => 266281 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3695031 [patent_doc_number] => 05604426 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-18 [patent_title] => 'Electric apparatus with a power supply including an electric double layer capacitor' [patent_app_type] => 1 [patent_app_number] => 8/266460 [patent_app_country] => US [patent_app_date] => 1994-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 15 [patent_no_of_words] => 6454 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 53 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/604/05604426.pdf [firstpage_image] =>[orig_patent_app_number] => 266460 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3639332 [patent_doc_number] => 05610508 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-03-11 [patent_title] => 'Circuitry to maintain proper current transformer operation' [patent_app_type] => 1 [patent_app_number] => 8/260767 [patent_app_country] => US [patent_app_date] => 1994-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 21 [patent_no_of_words] => 4985 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/610/05610508.pdf [firstpage_image] =>[orig_patent_app_number] => 260767 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3803382 [patent_doc_number] => 05828207 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-27 [patent_title] => 'Hold-up circuit with safety discharge for preventing shut-down by momentary power interruption' [patent_app_type] => 1 [patent_app_number] => 8/049463 [patent_app_country] => US [patent_app_date] => 1993-04-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 1786 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/828/05828207.pdf [firstpage_image] =>[orig_patent_app_number] => 049463 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2794533 [patent_doc_number] => 05093806 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-03-03 [patent_title] => 'Sensing and decoding scheme for a BiCMOS read/write memory' [patent_app_type] => 1 [patent_app_number] => 7/366053 [patent_app_country] => US [patent_app_date] => 1989-06-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 8288 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/093/05093806.pdf [firstpage_image] =>[orig_patent_app_number] => 366053 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2655601 [patent_doc_number] => 04980861 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-12-25 [patent_title] => 'NAND stack ROM' [patent_app_type] => 1 [patent_app_number] => 7/287570 [patent_app_country] => US [patent_app_date] => 1988-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3142 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 175 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/980/04980861.pdf [firstpage_image] =>[orig_patent_app_number] => 287570 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2641926 [patent_doc_number] => 04937787 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-06-26 [patent_title] => 'Programmable read only memory with means for discharging bit line before program verifying operation' [patent_app_type] => 1 [patent_app_number] => 7/212376 [patent_app_country] => US [patent_app_date] => 1988-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3527 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 192 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/937/04937787.pdf [firstpage_image] =>[orig_patent_app_number] => 212376 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2644766 [patent_doc_number] => 04899316 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-02-06 [patent_title] => 'Semiconductor memory device having serial writing scheme' [patent_app_type] => 1 [patent_app_number] => 6/947451 [patent_app_country] => US [patent_app_date] => 1986-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1991 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 181 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/899/04899316.pdf [firstpage_image] =>[orig_patent_app_number] => 947451 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2464338 [patent_doc_number] => 04785363 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-11-15 [patent_title] => 'Cartridge alignment mechanism for tape drive' [patent_app_type] => 1 [patent_app_number] => 6/842739 [patent_app_country] => US [patent_app_date] => 1986-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 17 [patent_no_of_words] => 6667 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 332 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/785/04785363.pdf [firstpage_image] =>[orig_patent_app_number] => 842739 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2113520 [patent_doc_number] => 04467453 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1984-08-21 [patent_title] => 'Electrically programmable floating gate semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 6/470122 [patent_app_country] => US [patent_app_date] => 1983-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 15 [patent_no_of_words] => 4524 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 214 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/467/04467453.pdf [firstpage_image] =>[orig_patent_app_number] => 470122 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2044951 [patent_doc_number] => 04418401 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1983-11-29 [patent_title] => 'Latent image ram cell' [patent_app_type] => 1 [patent_app_number] => 6/454314 [patent_app_country] => US [patent_app_date] => 1982-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 2413 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 203 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/418/04418401.pdf [firstpage_image] =>[orig_patent_app_number] => 454314 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2060612 [patent_doc_number] => 04455628 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1984-06-19 [patent_title] => 'Substrate bias generating circuit' [patent_app_type] => 1 [patent_app_number] => 6/439215 [patent_app_country] => US [patent_app_date] => 1982-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 1811 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 194 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/455/04455628.pdf [firstpage_image] =>[orig_patent_app_number] => 439215 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2113540 [patent_doc_number] => 04467455 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1984-08-21 [patent_title] => 'Buffer circuit' [patent_app_type] => 1 [patent_app_number] => 6/438085 [patent_app_country] => US [patent_app_date] => 1982-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 3438 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/467/04467455.pdf [firstpage_image] =>[orig_patent_app_number] => 438085 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2066420 [patent_doc_number] => 04453235 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1984-06-05 [patent_title] => 'Integrated memory circuits' [patent_app_type] => 1 [patent_app_number] => 6/429995 [patent_app_country] => US [patent_app_date] => 1982-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2865 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 267 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/453/04453235.pdf [firstpage_image] =>[orig_patent_app_number] => 429995 [rel_patent_id] =>[rel_patent_doc_number] =>)