
Benjamin T. Liu
Examiner (ID: 12536, Phone: (571)272-6009 , Office: P/2893 )
| Most Active Art Unit | 2893 |
| Art Unit(s) | 2893, 2826 |
| Total Applications | 861 |
| Issued Applications | 613 |
| Pending Applications | 87 |
| Abandoned Applications | 194 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16803333
[patent_doc_number] => 10998286
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-05-04
[patent_title] => Laser-induced selective heating for microLED placement and bonding
[patent_app_type] => utility
[patent_app_number] => 15/892336
[patent_app_country] => US
[patent_app_date] => 2018-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6557
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15892336
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/892336 | Laser-induced selective heating for microLED placement and bonding | Feb 7, 2018 | Issued |
Array
(
[id] => 14691655
[patent_doc_number] => 20190244943
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-08
[patent_title] => SEMICONDUCTOR PACKAGE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/892342
[patent_app_country] => US
[patent_app_date] => 2018-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5437
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15892342
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/892342 | SEMICONDUCTOR PACKAGE AND MANUFACTURING METHOD THEREOF | Feb 7, 2018 | Abandoned |
Array
(
[id] => 14691777
[patent_doc_number] => 20190245004
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-08
[patent_title] => LIGHT EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/892352
[patent_app_country] => US
[patent_app_date] => 2018-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3431
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15892352
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/892352 | LIGHT EMITTING DEVICE | Feb 7, 2018 | Abandoned |
Array
(
[id] => 13528803
[patent_doc_number] => 20180315944
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-01
[patent_title] => METHOD OF RESTORING BRIGHT DOT OF ORGANIC ELECTROLUMINESCENT DEVICE, ORGANIC ELECTROLUMINESCENT DEVICE AND MANUFACTURING METHOD THEREOF, AND DISPLAY APPARATUS
[patent_app_type] => utility
[patent_app_number] => 15/845670
[patent_app_country] => US
[patent_app_date] => 2017-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4816
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 29
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15845670
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/845670 | METHOD OF RESTORING BRIGHT DOT OF ORGANIC ELECTROLUMINESCENT DEVICE, ORGANIC ELECTROLUMINESCENT DEVICE AND MANUFACTURING METHOD THEREOF, AND DISPLAY APPARATUS | Dec 17, 2017 | Abandoned |
Array
(
[id] => 14475721
[patent_doc_number] => 20190189508
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-20
[patent_title] => METALLIC INTERCONNECT STRUCTURES WITH WRAP AROUND CAPPING LAYERS
[patent_app_type] => utility
[patent_app_number] => 15/845734
[patent_app_country] => US
[patent_app_date] => 2017-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6696
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15845734
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/845734 | Metallic interconnect structures with wrap around capping layers | Dec 17, 2017 | Issued |
Array
(
[id] => 14137937
[patent_doc_number] => 20190103358
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-04
[patent_title] => ELECTRONIC DEVICE PACKAGING
[patent_app_type] => utility
[patent_app_number] => 15/845336
[patent_app_country] => US
[patent_app_date] => 2017-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6776
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15845336
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/845336 | Electronic device packaging | Dec 17, 2017 | Issued |
Array
(
[id] => 14475741
[patent_doc_number] => 20190189518
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-20
[patent_title] => SUBSTRATE WITH A FIN REGION COMPRISING A STEPPED HEIGHT STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 15/845594
[patent_app_country] => US
[patent_app_date] => 2017-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6977
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15845594
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/845594 | Substrate with a fin region comprising a stepped height structure | Dec 17, 2017 | Issued |
Array
(
[id] => 14475609
[patent_doc_number] => 20190189452
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-20
[patent_title] => METAL CUT PATTERNING AND ETCHING TO MINIMIZE INTERLAYER DIELECTRIC LAYER LOSS
[patent_app_type] => utility
[patent_app_number] => 15/845652
[patent_app_country] => US
[patent_app_date] => 2017-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10591
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15845652
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/845652 | Metal cut patterning and etching to minimize interlayer dielectric layer loss | Dec 17, 2017 | Issued |
Array
(
[id] => 14137913
[patent_doc_number] => 20190103346
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-04
[patent_title] => ELECTRONIC PACKAGE WITH PASSIVE COMPONENT BETWEEN SUBSTRATES
[patent_app_type] => utility
[patent_app_number] => 15/845531
[patent_app_country] => US
[patent_app_date] => 2017-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8956
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15845531
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/845531 | Electronic package with passive component between substrates | Dec 17, 2017 | Issued |
Array
(
[id] => 14672081
[patent_doc_number] => 10373960
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-06
[patent_title] => Semiconductor memory devices including separate upper and lower bit line spacers
[patent_app_type] => utility
[patent_app_number] => 15/845141
[patent_app_country] => US
[patent_app_date] => 2017-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 33
[patent_no_of_words] => 8189
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15845141
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/845141 | Semiconductor memory devices including separate upper and lower bit line spacers | Dec 17, 2017 | Issued |
Array
(
[id] => 14476297
[patent_doc_number] => 20190189797
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-20
[patent_title] => Thin Profile Power Semiconductor Device Package Having Face-To-Face Mounted Dice And No Internal Bondwires
[patent_app_type] => utility
[patent_app_number] => 15/845155
[patent_app_country] => US
[patent_app_date] => 2017-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5812
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 287
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15845155
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/845155 | Thin profile power semiconductor device package having face-to-face mounted dice and no internal bondwires | Dec 17, 2017 | Issued |
Array
(
[id] => 15200517
[patent_doc_number] => 10497762
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-03
[patent_title] => Method for manufacturing flexible display device and flexible display device
[patent_app_type] => utility
[patent_app_number] => 15/845689
[patent_app_country] => US
[patent_app_date] => 2017-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 6307
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15845689
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/845689 | Method for manufacturing flexible display device and flexible display device | Dec 17, 2017 | Issued |
Array
(
[id] => 14476383
[patent_doc_number] => 20190189840
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-20
[patent_title] => METHOD OF TRANSFERRING NANOSTRUCTURES AND DEVICE HAVING THE NANOSTRUCTURES
[patent_app_type] => utility
[patent_app_number] => 15/845493
[patent_app_country] => US
[patent_app_date] => 2017-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9480
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15845493
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/845493 | METHOD OF TRANSFERRING NANOSTRUCTURES AND DEVICE HAVING THE NANOSTRUCTURES | Dec 17, 2017 | Abandoned |
Array
(
[id] => 12873079
[patent_doc_number] => 20180182868
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-28
[patent_title] => Method for Forming Horizontal Nanowires and Devices Manufactured Thereof
[patent_app_type] => utility
[patent_app_number] => 15/845300
[patent_app_country] => US
[patent_app_date] => 2017-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8288
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15845300
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/845300 | Method for forming horizontal nanowires and devices manufactured thereof | Dec 17, 2017 | Issued |
Array
(
[id] => 12873145
[patent_doc_number] => 20180182890
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-28
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/845628
[patent_app_country] => US
[patent_app_date] => 2017-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6913
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 227
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15845628
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/845628 | Semiconductor device and method for manufacturing the same | Dec 17, 2017 | Issued |
Array
(
[id] => 12850468
[patent_doc_number] => 20180175329
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-21
[patent_title] => ORGANIC LIGHT EMITTING DIODE WITH SPLIT EMISSIVE LAYER
[patent_app_type] => utility
[patent_app_number] => 15/845575
[patent_app_country] => US
[patent_app_date] => 2017-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8736
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15845575
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/845575 | Organic light emitting diode with split emissive layer | Dec 17, 2017 | Issued |
Array
(
[id] => 13392721
[patent_doc_number] => 20180247903
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-30
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/845189
[patent_app_country] => US
[patent_app_date] => 2017-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5040
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15845189
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/845189 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE | Dec 17, 2017 | Abandoned |
Array
(
[id] => 14366743
[patent_doc_number] => 10304683
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-28
[patent_title] => Early gate silicidation in transistor elements
[patent_app_type] => utility
[patent_app_number] => 15/845340
[patent_app_country] => US
[patent_app_date] => 2017-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 26
[patent_no_of_words] => 8559
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15845340
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/845340 | Early gate silicidation in transistor elements | Dec 17, 2017 | Issued |
Array
(
[id] => 15985223
[patent_doc_number] => 10672951
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-02
[patent_title] => Light emitting element
[patent_app_type] => utility
[patent_app_number] => 15/843847
[patent_app_country] => US
[patent_app_date] => 2017-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 21
[patent_no_of_words] => 11547
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 289
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15843847
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/843847 | Light emitting element | Dec 14, 2017 | Issued |
Array
(
[id] => 14476295
[patent_doc_number] => 20190189796
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-20
[patent_title] => SCHOTTKY DIODE INTEGRATED INTO SUPERJUNCTION POWER MOSFETS
[patent_app_type] => utility
[patent_app_number] => 15/843327
[patent_app_country] => US
[patent_app_date] => 2017-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4546
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15843327
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/843327 | Schottky diode integrated into superjunction power MOSFETs | Dec 14, 2017 | Issued |