Application number | Title of the application | Filing Date | Status |
---|
Array
(
[id] => 16677728
[patent_doc_number] => 20210066494
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-04
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/716832
[patent_app_country] => US
[patent_app_date] => 2019-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11486
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16716832
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/716832 | SEMICONDUCTOR DEVICE | Dec 16, 2019 | Abandoned |
Array
(
[id] => 16163453
[patent_doc_number] => 20200219959
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-09
[patent_title] => DISPLAY SUBSTRATE, METHOD FOR FABRICATING THE SAME, AND DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 16/711667
[patent_app_country] => US
[patent_app_date] => 2019-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6023
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16711667
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/711667 | DISPLAY SUBSTRATE, METHOD FOR FABRICATING THE SAME, AND DISPLAY PANEL | Dec 11, 2019 | Abandoned |
Array
(
[id] => 17239538
[patent_doc_number] => 11183429
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-23
[patent_title] => Method of manufacturing a semiconductor device including forming a gate insulating material layer on a protection layer and removing the gate insulation material layer and the protection layer on the first region
[patent_app_type] => utility
[patent_app_number] => 16/709125
[patent_app_country] => US
[patent_app_date] => 2019-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 10419
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16709125
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/709125 | Method of manufacturing a semiconductor device including forming a gate insulating material layer on a protection layer and removing the gate insulation material layer and the protection layer on the first region | Dec 9, 2019 | Issued |
Array
(
[id] => 17295642
[patent_doc_number] => 20210391481
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-16
[patent_title] => Power Semiconductor Device and Shadow-Mask Free Method for Producing Such Device
[patent_app_type] => utility
[patent_app_number] => 17/295744
[patent_app_country] => US
[patent_app_date] => 2019-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8811
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17295744
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/295744 | Power Semiconductor Device and Shadow-Mask Free Method for Producing Such Device | Oct 16, 2019 | Pending |
Array
(
[id] => 16601858
[patent_doc_number] => 20210028389
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-28
[patent_title] => DISPLAY PANEL AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/633338
[patent_app_country] => US
[patent_app_date] => 2019-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3774
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16633338
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/633338 | DISPLAY PANEL AND DISPLAY DEVICE | Oct 8, 2019 | Abandoned |
Array
(
[id] => 15415253
[patent_doc_number] => 20200027949
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-23
[patent_title] => Semiconductor Device with Compensation Structure
[patent_app_type] => utility
[patent_app_number] => 16/587631
[patent_app_country] => US
[patent_app_date] => 2019-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6507
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16587631
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/587631 | Semiconductor Device with Compensation Structure | Sep 29, 2019 | Pending |
Array
(
[id] => 15414941
[patent_doc_number] => 20200027793
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-23
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/585859
[patent_app_country] => US
[patent_app_date] => 2019-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5336
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16585859
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/585859 | SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF | Sep 26, 2019 | Pending |
Array
(
[id] => 15807573
[patent_doc_number] => 20200126929
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-23
[patent_title] => SEMICONDUCTOR DEVICE WITH AN ELECTROMAGNETIC INTERFERENCE (EMI) SHIELD
[patent_app_type] => utility
[patent_app_number] => 16/583632
[patent_app_country] => US
[patent_app_date] => 2019-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5236
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16583632
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/583632 | SEMICONDUCTOR DEVICE WITH AN ELECTROMAGNETIC INTERFERENCE (EMI) SHIELD | Sep 25, 2019 | Abandoned |
Array
(
[id] => 16723799
[patent_doc_number] => 20210090946
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-25
[patent_title] => MULTIPLE LAYER COPPER SEEDING
[patent_app_type] => utility
[patent_app_number] => 16/578698
[patent_app_country] => US
[patent_app_date] => 2019-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6649
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16578698
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/578698 | MULTIPLE LAYER COPPER SEEDING | Sep 22, 2019 | Pending |
Array
(
[id] => 15332319
[patent_doc_number] => 20200006489
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-02
[patent_title] => MOSFET Having Drain Region Formed Between Two Gate Electrodes with Body Contact Region and Source Region Formed in a Double Well Region
[patent_app_type] => utility
[patent_app_number] => 16/569359
[patent_app_country] => US
[patent_app_date] => 2019-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4114
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16569359
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/569359 | MOSFET Having Drain Region Formed Between Two Gate Electrodes with Body Contact Region and Source Region Formed in a Double Well Region | Sep 11, 2019 | Abandoned |
Array
(
[id] => 15332747
[patent_doc_number] => 20200006703
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-02
[patent_title] => DISPLAY PANELS, DISPLAY TERMINALS AND DISPLAY MOTHERBOARDS
[patent_app_type] => utility
[patent_app_number] => 16/565506
[patent_app_country] => US
[patent_app_date] => 2019-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4777
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16565506
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/565506 | DISPLAY PANELS, DISPLAY TERMINALS AND DISPLAY MOTHERBOARDS | Sep 9, 2019 | Abandoned |
Array
(
[id] => 16578813
[patent_doc_number] => 20210013214
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-14
[patent_title] => APPARATUS INCLUDING ACCESS LINE STRUCTURES AND RELATED METHODS AND ELECTRONIC SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 16/506704
[patent_app_country] => US
[patent_app_date] => 2019-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7062
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16506704
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/506704 | APPARATUS INCLUDING ACCESS LINE STRUCTURES AND RELATED METHODS AND ELECTRONIC SYSTEMS | Jul 8, 2019 | Abandoned |
Array
(
[id] => 16578819
[patent_doc_number] => 20210013220
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-14
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/506823
[patent_app_country] => US
[patent_app_date] => 2019-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11393
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16506823
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/506823 | Method of forming a semiconductor device with a dual gate dielectric layer having middle portion thinner than the edge portions | Jul 8, 2019 | Issued |
Array
(
[id] => 15031053
[patent_doc_number] => 20190326531
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-24
[patent_title] => FLEXIBLE DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/459331
[patent_app_country] => US
[patent_app_date] => 2019-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6501
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -1
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16459331
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/459331 | Flexible display apparatus having cushions of dot shape formed on a surface of a flexible display panel | Jun 30, 2019 | Issued |
Array
(
[id] => 17825796
[patent_doc_number] => 11430750
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-30
[patent_title] => Semiconductor device package having an antenna formed over a foaming agent filled cavity in a support layer
[patent_app_type] => utility
[patent_app_number] => 16/425702
[patent_app_country] => US
[patent_app_date] => 2019-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 3881
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16425702
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/425702 | Semiconductor device package having an antenna formed over a foaming agent filled cavity in a support layer | May 28, 2019 | Issued |
Array
(
[id] => 18292406
[patent_doc_number] => 11621279
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-04-04
[patent_title] => Semiconductor device having a diode formed in a first trench and a bidirectional zener diode formed in a second trench
[patent_app_type] => utility
[patent_app_number] => 16/425568
[patent_app_country] => US
[patent_app_date] => 2019-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 32
[patent_no_of_words] => 12445
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 1003
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16425568
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/425568 | Semiconductor device having a diode formed in a first trench and a bidirectional zener diode formed in a second trench | May 28, 2019 | Issued |
Array
(
[id] => 15260443
[patent_doc_number] => 20190378955
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-12
[patent_title] => LIGHT-EMITTING DEVICE AND METHOD FOR MANUFACTURING SAME
[patent_app_type] => utility
[patent_app_number] => 16/425855
[patent_app_country] => US
[patent_app_date] => 2019-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5065
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16425855
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/425855 | Light-emitting device having gap portion between portion of insulating film and side surface of light-emitting layer | May 28, 2019 | Issued |
Array
(
[id] => 14812873
[patent_doc_number] => 20190273046
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-05
[patent_title] => 3DIC Architecture with Interposer for Bonding Dies
[patent_app_type] => utility
[patent_app_number] => 16/417282
[patent_app_country] => US
[patent_app_date] => 2019-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3497
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16417282
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/417282 | Method for forming a 3D IC architecture including forming a first die on a first side of a first interconnect structure and a second die in an opening formed in a second side | May 19, 2019 | Issued |
Array
(
[id] => 18331928
[patent_doc_number] => 11637186
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-04-25
[patent_title] => Field effect transistor having gate contact and source/drain contact separated by a gap
[patent_app_type] => utility
[patent_app_number] => 16/406154
[patent_app_country] => US
[patent_app_date] => 2019-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8662
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16406154
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/406154 | Field effect transistor having gate contact and source/drain contact separated by a gap | May 7, 2019 | Issued |
Array
(
[id] => 17530106
[patent_doc_number] => 11302807
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-12
[patent_title] => High electron mobility transistor (HEMT) device having a metal nitride layer disposed between gate contact and a capping layer and a method for forming the same
[patent_app_type] => utility
[patent_app_number] => 16/406037
[patent_app_country] => US
[patent_app_date] => 2019-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 3745
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16406037
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/406037 | High electron mobility transistor (HEMT) device having a metal nitride layer disposed between gate contact and a capping layer and a method for forming the same | May 7, 2019 | Issued |