Application number | Title of the application | Filing Date | Status |
---|
Array
(
[id] => 13630123
[patent_doc_number] => 20180366614
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-20
[patent_title] => MANGANESE-DOPED RED FLUORIDE PHOSPHOR, LIGHT EMITTING DEVICE, AND BACKLIGHT MODULE
[patent_app_type] => utility
[patent_app_number] => 15/993616
[patent_app_country] => US
[patent_app_date] => 2018-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5267
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15993616
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/993616 | MANGANESE-DOPED RED FLUORIDE PHOSPHOR, LIGHT EMITTING DEVICE, AND BACKLIGHT MODULE | May 30, 2018 | Abandoned |
Array
(
[id] => 13613827
[patent_doc_number] => 20180358463
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-13
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/993708
[patent_app_country] => US
[patent_app_date] => 2018-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12845
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 312
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15993708
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/993708 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE | May 30, 2018 | Abandoned |
Array
(
[id] => 13613791
[patent_doc_number] => 20180358445
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-13
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/993671
[patent_app_country] => US
[patent_app_date] => 2018-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6986
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15993671
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/993671 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE | May 30, 2018 | Pending |
Array
(
[id] => 17938768
[patent_doc_number] => 11473212
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-18
[patent_title] => Group 13 (III) nitride thick layer formed on an underlying layer having high and low carrier concentration regions with different defect densities
[patent_app_type] => utility
[patent_app_number] => 15/991317
[patent_app_country] => US
[patent_app_date] => 2018-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 6750
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15991317
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/991317 | Group 13 (III) nitride thick layer formed on an underlying layer having high and low carrier concentration regions with different defect densities | May 28, 2018 | Issued |
Array
(
[id] => 17938768
[patent_doc_number] => 11473212
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-18
[patent_title] => Group 13 (III) nitride thick layer formed on an underlying layer having high and low carrier concentration regions with different defect densities
[patent_app_type] => utility
[patent_app_number] => 15/991317
[patent_app_country] => US
[patent_app_date] => 2018-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 6750
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15991317
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/991317 | Group 13 (III) nitride thick layer formed on an underlying layer having high and low carrier concentration regions with different defect densities | May 28, 2018 | Issued |
Array
(
[id] => 15185079
[patent_doc_number] => 20190363131
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-28
[patent_title] => MEMORY ARCHITECTURE HAVING DIFFERENT TYPE OF MEMORY DEVICES AND LOGIC CIRCUIT DISPOSED OVER A SEMICONDUCTOR SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 15/989515
[patent_app_country] => US
[patent_app_date] => 2018-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6534
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15989515
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/989515 | MEMORY ARCHITECTURE HAVING DIFFERENT TYPE OF MEMORY DEVICES AND LOGIC CIRCUIT DISPOSED OVER A SEMICONDUCTOR SUBSTRATE | May 24, 2018 | Abandoned |
Array
(
[id] => 13470635
[patent_doc_number] => 20180286860
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-04
[patent_title] => CMOS COMPATIBLE LOW GATE CHARGE HIGH VOLTAGE PMOS
[patent_app_type] => utility
[patent_app_number] => 15/938887
[patent_app_country] => US
[patent_app_date] => 2018-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7653
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15938887
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/938887 | CMOS COMPATIBLE LOW GATE CHARGE HIGH VOLTAGE PMOS | Mar 27, 2018 | Abandoned |
Array
(
[id] => 13306779
[patent_doc_number] => 20180204926
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-19
[patent_title] => TRANSISTOR USING SELECTIVE UNDERCUT AT GATE CONDUCTOR AND GATE INSULATOR CORNER
[patent_app_type] => utility
[patent_app_number] => 15/921715
[patent_app_country] => US
[patent_app_date] => 2018-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6157
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15921715
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/921715 | TRANSISTOR USING SELECTIVE UNDERCUT AT GATE CONDUCTOR AND GATE INSULATOR CORNER | Mar 14, 2018 | Abandoned |
Array
(
[id] => 12918022
[patent_doc_number] => 20180197850
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-12
[patent_title] => SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/918659
[patent_app_country] => US
[patent_app_date] => 2018-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5293
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15918659
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/918659 | SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE | Mar 11, 2018 | Abandoned |
Array
(
[id] => 12918055
[patent_doc_number] => 20180197861
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-12
[patent_title] => SEMICONDUCTOR DEVICES INCLUDING VARIED DEPTH RECESSES FOR CONTACTS
[patent_app_type] => utility
[patent_app_number] => 15/916513
[patent_app_country] => US
[patent_app_date] => 2018-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10982
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15916513
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/916513 | SEMICONDUCTOR DEVICES INCLUDING VARIED DEPTH RECESSES FOR CONTACTS | Mar 8, 2018 | Abandoned |
Array
(
[id] => 12849154
[patent_doc_number] => 20180174891
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-21
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/895466
[patent_app_country] => US
[patent_app_date] => 2018-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 30104
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15895466
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/895466 | SEMICONDUCTOR DEVICE | Feb 12, 2018 | Abandoned |
Array
(
[id] => 12779863
[patent_doc_number] => 20180151789
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-31
[patent_title] => METHOD OF MAKING AN ELECTRONIC DEVICE UTILIZING LASER ABLATION TO FORM A CONTACT HOLE IN A METAL SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 15/881887
[patent_app_country] => US
[patent_app_date] => 2018-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2589
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15881887
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/881887 | METHOD OF MAKING AN ELECTRONIC DEVICE UTILIZING LASER ABLATION TO FORM A CONTACT HOLE IN A METAL SUBSTRATE | Jan 28, 2018 | Abandoned |
Array
(
[id] => 12824149
[patent_doc_number] => 20180166555
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-14
[patent_title] => Silicon Carbide Vertical MOSFET with Polycrystalline Silicon Channel Layer
[patent_app_type] => utility
[patent_app_number] => 15/880716
[patent_app_country] => US
[patent_app_date] => 2018-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4202
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15880716
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/880716 | Silicon Carbide Vertical MOSFET with Polycrystalline Silicon Channel Layer | Jan 25, 2018 | Abandoned |
Array
(
[id] => 12779131
[patent_doc_number] => 20180151545
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-31
[patent_title] => LIGHT-EMITTING DEVICE AND LIGHT-EMITTING MODULE USING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/878592
[patent_app_country] => US
[patent_app_date] => 2018-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5414
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15878592
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/878592 | LIGHT-EMITTING DEVICE AND LIGHT-EMITTING MODULE USING THE SAME | Jan 23, 2018 | Abandoned |
Array
(
[id] => 13832841
[patent_doc_number] => 20190019905
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-17
[patent_title] => SEMICONDUCTOR RADIATION DETECTOR BASED ON BI-BASED QUATERNARY HALIDE SINGLE CRYSTAL AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/069019
[patent_app_country] => US
[patent_app_date] => 2017-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2352
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16069019
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/069019 | SEMICONDUCTOR RADIATION DETECTOR BASED ON BI-BASED QUATERNARY HALIDE SINGLE CRYSTAL AND MANUFACTURING METHOD THEREOF | Nov 23, 2017 | Abandoned |
Array
(
[id] => 14285825
[patent_doc_number] => 20190140197
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-09
[patent_title] => A FLEXIBLE DISPLAY ASSEMBLY, A MANUFACTURING METHOD THEREOF, AND A DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 15/738010
[patent_app_country] => US
[patent_app_date] => 2017-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3693
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15738010
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/738010 | Flexible display assembly including a first inorganic layer formed in bending region having a thickness less than a second inorganic layer formed in non-bending region, a manufacturing method for forming the same, and a display panel | Nov 22, 2017 | Issued |
Array
(
[id] => 12263769
[patent_doc_number] => 20180082965
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-22
[patent_title] => 'MASKLESS SELECTIVE RETENTION OF A CAP UPON A CONDUCTOR FROM A NONCONDUCTIVE CAPPING LAYER'
[patent_app_type] => utility
[patent_app_number] => 15/813342
[patent_app_country] => US
[patent_app_date] => 2017-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6560
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15813342
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/813342 | MASKLESS SELECTIVE RETENTION OF A CAP UPON A CONDUCTOR FROM A NONCONDUCTIVE CAPPING LAYER | Nov 14, 2017 | Abandoned |
Array
(
[id] => 12243298
[patent_doc_number] => 20180076160
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-15
[patent_title] => 'MASKLESS SELECTIVE RETENTION OF A CAP UPON A CONDUCTOR FROM A NONCONDUCTIVE CAPPING LAYER'
[patent_app_type] => utility
[patent_app_number] => 15/813311
[patent_app_country] => US
[patent_app_date] => 2017-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6558
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15813311
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/813311 | MASKLESS SELECTIVE RETENTION OF A CAP UPON A CONDUCTOR FROM A NONCONDUCTIVE CAPPING LAYER | Nov 14, 2017 | Abandoned |
Array
(
[id] => 16394677
[patent_doc_number] => 20200335618
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-22
[patent_title] => WIDE GAP SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/761789
[patent_app_country] => US
[patent_app_date] => 2017-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5382
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16761789
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/761789 | WIDE GAP SEMICONDUCTOR DEVICE | Nov 12, 2017 | Pending |
Array
(
[id] => 16210586
[patent_doc_number] => 20200243576
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-30
[patent_title] => THIN FILM TRANSISTOR, METHOD FOR FABRICATING THE SAME, ARRAY SUBSTRATE, AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/768225
[patent_app_country] => US
[patent_app_date] => 2017-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6100
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15768225
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/768225 | THIN FILM TRANSISTOR, METHOD FOR FABRICATING THE SAME, ARRAY SUBSTRATE, AND DISPLAY DEVICE | Nov 10, 2017 | Abandoned |