Bernard Lipman

Array ( [id] => 3780213 [patent_doc_number] => 05757053 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-26 [patent_title] => 'Effective load length increase by topography' [patent_app_type] => 1 [patent_app_number] => 8/595609 [patent_app_country] => US [patent_app_date] => 1996-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 2516 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/757/05757053.pdf [firstpage_image] =>[orig_patent_app_number] => 595609 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3830049 [patent_doc_number] => 05731607 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-24 [patent_title] => 'Semiconductor integrated circuit device' [patent_app_type] => 1 [patent_app_number] => 8/633431 [patent_app_country] => US [patent_app_date] => 1996-04-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 14 [patent_no_of_words] => 6896 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/731/05731607.pdf [firstpage_image] =>[orig_patent_app_number] => 633431 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3745853 [patent_doc_number] => 05786612 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-28 [patent_title] => 'Semiconductor device comprising trench EEPROM' [patent_app_type] => 1 [patent_app_number] => 8/633093 [patent_app_country] => US [patent_app_date] => 1996-04-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 51 [patent_no_of_words] => 9122 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/786/05786612.pdf [firstpage_image] =>[orig_patent_app_number] => 633093 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3790817 [patent_doc_number] => 05736760 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-07 [patent_title] => 'Random access memory device with trench-type one-transistor memory cell structure' [patent_app_type] => 1 [patent_app_number] => 8/632321 [patent_app_country] => US [patent_app_date] => 1996-04-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 37 [patent_figures_cnt] => 116 [patent_no_of_words] => 20631 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 242 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/736/05736760.pdf [firstpage_image] =>[orig_patent_app_number] => 632321 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3903866 [patent_doc_number] => 05751047 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-12 [patent_title] => 'Semiconductor circuit with reduced P-N junction capacitance' [patent_app_type] => 1 [patent_app_number] => 8/630851 [patent_app_country] => US [patent_app_date] => 1996-04-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 5104 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/751/05751047.pdf [firstpage_image] =>[orig_patent_app_number] => 630851 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3628854 [patent_doc_number] => 05608251 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-03-04 [patent_title] => 'Thin film semiconductor integrated circuit and method of fabricating the same' [patent_app_type] => 1 [patent_app_number] => 8/626578 [patent_app_country] => US [patent_app_date] => 1996-04-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 23 [patent_no_of_words] => 8317 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/608/05608251.pdf [firstpage_image] =>[orig_patent_app_number] => 626578 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3874438 [patent_doc_number] => 05838042 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-17 [patent_title] => 'DMOS device structure, and related manufacturing process' [patent_app_type] => 1 [patent_app_number] => 8/622695 [patent_app_country] => US [patent_app_date] => 1996-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 2846 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 25 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/838/05838042.pdf [firstpage_image] =>[orig_patent_app_number] => 622695 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3626807 [patent_doc_number] => 05594281 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-14 [patent_title] => 'Semiconductor apparatus having wiring structure of an integrated circuit in which a plurality of logic circuits of the same structure are arranged in the same direction' [patent_app_type] => 1 [patent_app_number] => 8/608937 [patent_app_country] => US [patent_app_date] => 1996-02-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 12 [patent_no_of_words] => 4116 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 184 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/594/05594281.pdf [firstpage_image] =>[orig_patent_app_number] => 608937 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3586047 [patent_doc_number] => 05581102 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-03 [patent_title] => 'Transistor and method for manufacturing the same' [patent_app_type] => 1 [patent_app_number] => 8/606684 [patent_app_country] => US [patent_app_date] => 1996-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 16 [patent_no_of_words] => 7069 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/581/05581102.pdf [firstpage_image] =>[orig_patent_app_number] => 606684 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3705708 [patent_doc_number] => 05646429 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-08 [patent_title] => 'Segmented non-volatile memory array having multiple sources' [patent_app_type] => 1 [patent_app_number] => 8/606245 [patent_app_country] => US [patent_app_date] => 1996-02-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 15 [patent_no_of_words] => 12259 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 191 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/646/05646429.pdf [firstpage_image] =>[orig_patent_app_number] => 606245 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3692255 [patent_doc_number] => 05691555 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-11-25 [patent_title] => 'Integrated structure current sensing resistor for power devices particularly for overload self-protected power MOS devices' [patent_app_type] => 1 [patent_app_number] => 8/598394 [patent_app_country] => US [patent_app_date] => 1996-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 27 [patent_no_of_words] => 3617 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 228 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/691/05691555.pdf [firstpage_image] =>[orig_patent_app_number] => 598394 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4054079 [patent_doc_number] => 05869869 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-09 [patent_title] => 'Microelectronic device with thin film electrostatic discharge protection structure' [patent_app_type] => 1 [patent_app_number] => 8/595021 [patent_app_country] => US [patent_app_date] => 1996-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2125 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/869/05869869.pdf [firstpage_image] =>[orig_patent_app_number] => 595021 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3837106 [patent_doc_number] => 05814875 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-29 [patent_title] => 'Semiconductor device and method of manufacturing the same apparatus and method for providing semiconductor devices having a field shield element between devices' [patent_app_type] => 1 [patent_app_number] => 8/594301 [patent_app_country] => US [patent_app_date] => 1996-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 28 [patent_no_of_words] => 3756 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/814/05814875.pdf [firstpage_image] =>[orig_patent_app_number] => 594301 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3820453 [patent_doc_number] => 05789775 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-04 [patent_title] => 'High density memory and double word ferroelectric memory cell for constructing the same' [patent_app_type] => 1 [patent_app_number] => 8/592629 [patent_app_country] => US [patent_app_date] => 1996-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 4449 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/789/05789775.pdf [firstpage_image] =>[orig_patent_app_number] => 592629 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4002367 [patent_doc_number] => 05986286 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-16 [patent_title] => 'Semiconductor device and a method of manufacturing the same' [patent_app_type] => 1 [patent_app_number] => 8/590325 [patent_app_country] => US [patent_app_date] => 1996-01-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 17 [patent_no_of_words] => 7501 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 39 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/986/05986286.pdf [firstpage_image] =>[orig_patent_app_number] => 590325 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3651748 [patent_doc_number] => 05637909 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-06-10 [patent_title] => 'Semiconductor device and method of manufacturing the same' [patent_app_type] => 1 [patent_app_number] => 8/581939 [patent_app_country] => US [patent_app_date] => 1996-01-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 49 [patent_figures_cnt] => 141 [patent_no_of_words] => 12634 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/637/05637909.pdf [firstpage_image] =>[orig_patent_app_number] => 581939 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3799305 [patent_doc_number] => 05780890 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-14 [patent_title] => 'Nonvolatile semiconductor memory device and a method of writing data in the same' [patent_app_type] => 1 [patent_app_number] => 8/576691 [patent_app_country] => US [patent_app_date] => 1995-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 21 [patent_no_of_words] => 10956 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 284 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/780/05780890.pdf [firstpage_image] =>[orig_patent_app_number] => 576691 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3652892 [patent_doc_number] => 05684323 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-11-04 [patent_title] => 'Protection circuit for semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/572721 [patent_app_country] => US [patent_app_date] => 1995-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 5036 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/684/05684323.pdf [firstpage_image] =>[orig_patent_app_number] => 572721 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3651891 [patent_doc_number] => 05629542 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-13 [patent_title] => 'Compounded power MOSFET' [patent_app_type] => 1 [patent_app_number] => 8/571766 [patent_app_country] => US [patent_app_date] => 1995-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 16 [patent_no_of_words] => 13906 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/629/05629542.pdf [firstpage_image] =>[orig_patent_app_number] => 571766 [rel_patent_id] =>[rel_patent_doc_number] =>)