| Application number | Title of the application | Filing Date | Status |
|---|
| 07/369014 | EPROM CELL USING TRENCH ISOLATION TO PROVIDE LEAK CURRENT IMMUNITY | Jun 19, 1989 | Abandoned |
| 07/368740 | HIGH STRENGTH LOW STRESS ENCAPSULATION OF INTERCONNECTED SEMICONDUCTOR DEVICES | Jun 19, 1989 | Abandoned |
Array
(
[id] => 2750297
[patent_doc_number] => 05028973
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-07-02
[patent_title] => 'Bipolar transistor with high efficient emitter'
[patent_app_type] => 1
[patent_app_number] => 7/367788
[patent_app_country] => US
[patent_app_date] => 1989-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 1949
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/028/05028973.pdf
[firstpage_image] =>[orig_patent_app_number] => 367788
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/367788 | Bipolar transistor with high efficient emitter | Jun 18, 1989 | Issued |
Array
(
[id] => 2677676
[patent_doc_number] => 05034800
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-07-23
[patent_title] => 'Hollow plastic package for semiconductor devices'
[patent_app_type] => 1
[patent_app_number] => 7/366840
[patent_app_country] => US
[patent_app_date] => 1989-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 1995
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 301
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/034/05034800.pdf
[firstpage_image] =>[orig_patent_app_number] => 366840
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/366840 | Hollow plastic package for semiconductor devices | Jun 14, 1989 | Issued |
Array
(
[id] => 2676791
[patent_doc_number] => 05047817
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-09-10
[patent_title] => 'Stacked capacitor for semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 7/364033
[patent_app_country] => US
[patent_app_date] => 1989-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 47
[patent_no_of_words] => 5442
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/047/05047817.pdf
[firstpage_image] =>[orig_patent_app_number] => 364033
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/364033 | Stacked capacitor for semiconductor memory device | Jun 8, 1989 | Issued |
Array
(
[id] => 2752454
[patent_doc_number] => 05003372
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-03-26
[patent_title] => 'High breakdown voltage semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 7/364624
[patent_app_country] => US
[patent_app_date] => 1989-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 5286
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/003/05003372.pdf
[firstpage_image] =>[orig_patent_app_number] => 364624
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/364624 | High breakdown voltage semiconductor device | Jun 8, 1989 | Issued |
Array
(
[id] => 2662399
[patent_doc_number] => 04972244
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-11-20
[patent_title] => 'Photodiode and photodiode array on a II-VI material and processes for the production thereof'
[patent_app_type] => 1
[patent_app_number] => 7/362605
[patent_app_country] => US
[patent_app_date] => 1989-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 11
[patent_no_of_words] => 4346
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/972/04972244.pdf
[firstpage_image] =>[orig_patent_app_number] => 362605
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/362605 | Photodiode and photodiode array on a II-VI material and processes for the production thereof | Jun 6, 1989 | Issued |
Array
(
[id] => 2662266
[patent_doc_number] => 04972237
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-11-20
[patent_title] => 'Metal-semiconductor field effect transistor device'
[patent_app_type] => 1
[patent_app_number] => 7/362224
[patent_app_country] => US
[patent_app_date] => 1989-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 4243
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 365
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/972/04972237.pdf
[firstpage_image] =>[orig_patent_app_number] => 362224
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/362224 | Metal-semiconductor field effect transistor device | Jun 6, 1989 | Issued |
| 07/362350 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME | Jun 5, 1989 | Abandoned |
Array
(
[id] => 2596472
[patent_doc_number] => 04970574
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-11-13
[patent_title] => 'Electromigrationproof structure for multilayer wiring on a semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 7/359139
[patent_app_country] => US
[patent_app_date] => 1989-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3068
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/970/04970574.pdf
[firstpage_image] =>[orig_patent_app_number] => 359139
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/359139 | Electromigrationproof structure for multilayer wiring on a semiconductor device | May 30, 1989 | Issued |
Array
(
[id] => 2663238
[patent_doc_number] => 04929987
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-05-29
[patent_title] => 'Method for setting the threshold voltage of a power mosfet'
[patent_app_type] => 1
[patent_app_number] => 7/358883
[patent_app_country] => US
[patent_app_date] => 1989-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 2621
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 248
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/929/04929987.pdf
[firstpage_image] =>[orig_patent_app_number] => 358883
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/358883 | Method for setting the threshold voltage of a power mosfet | May 29, 1989 | Issued |
Array
(
[id] => 2665305
[patent_doc_number] => 04979006
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-12-18
[patent_title] => 'Reverse staggered type silicon thin film transistor'
[patent_app_type] => 1
[patent_app_number] => 7/358035
[patent_app_country] => US
[patent_app_date] => 1989-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 1451
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/979/04979006.pdf
[firstpage_image] =>[orig_patent_app_number] => 358035
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/358035 | Reverse staggered type silicon thin film transistor | May 25, 1989 | Issued |
| 07/356907 | USE OF A POLYSILICON LAYER FOR LOCAL INTERCONNECT IN A CMOS OR BICMOS TECHNOLOGY INCORPORATING SIDEWALL SPACERS | May 23, 1989 | Abandoned |
| 07/355612 | A SEMICONDUCTOR INTEGRATED CIRCUIT HAVING A DUMMY LEAD AND SHAPED INNER LEADS | May 22, 1989 | Abandoned |
| 07/353478 | SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME | May 17, 1989 | Abandoned |
| 07/353751 | ELECTRIC DEVICE AND MANUFACTURING METHOD OF THE SAME | May 17, 1989 | Abandoned |
Array
(
[id] => 2756872
[patent_doc_number] => 05021852
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-06-04
[patent_title] => 'Semiconductor integrated circuit device'
[patent_app_type] => 1
[patent_app_number] => 7/353858
[patent_app_country] => US
[patent_app_date] => 1989-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 17
[patent_no_of_words] => 3226
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 325
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/021/05021852.pdf
[firstpage_image] =>[orig_patent_app_number] => 353858
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/353858 | Semiconductor integrated circuit device | May 17, 1989 | Issued |
Array
(
[id] => 2631933
[patent_doc_number] => 04920404
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-04-24
[patent_title] => 'Low stress light-emitting diode mounting package'
[patent_app_type] => 1
[patent_app_number] => 7/351194
[patent_app_country] => US
[patent_app_date] => 1989-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 7
[patent_no_of_words] => 4484
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/920/04920404.pdf
[firstpage_image] =>[orig_patent_app_number] => 351194
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/351194 | Low stress light-emitting diode mounting package | May 11, 1989 | Issued |
| 07/350852 | AMORPHOUS SILICON PHOTOSENSOR | May 11, 1989 | Abandoned |
| 07/349603 | VERTICAL PNP TRANSISTOR IN MERGED BIPOLAR/CMOS TECHNOLOGY | May 9, 1989 | Abandoned |