
Bernarr E. Gregory
Examiner (ID: 16577)
| Most Active Art Unit | 3648 |
| Art Unit(s) | 3642, 3646, 2202, 3662, 3648, 2766 |
| Total Applications | 4684 |
| Issued Applications | 4115 |
| Pending Applications | 277 |
| Abandoned Applications | 314 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16272016
[patent_doc_number] => 20200273504
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-27
[patent_title] => PSEUDO STATIC RANDOM ACCESS MEMORY AND METHOD FOR OPERATING PSEUDO STATIC RANDOM ACCESS MEMORY
[patent_app_type] => utility
[patent_app_number] => 16/799843
[patent_app_country] => US
[patent_app_date] => 2020-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7426
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16799843
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/799843 | Pseudo static random access memory and method for operating pseudo static random access memory | Feb 24, 2020 | Issued |
Array
(
[id] => 16080127
[patent_doc_number] => 20200194050
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-18
[patent_title] => 3APPARATUSES AND METHODS FOR CONTROLLING REFRESH OPERATIONS
[patent_app_type] => utility
[patent_app_number] => 16/797658
[patent_app_country] => US
[patent_app_date] => 2020-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12765
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16797658
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/797658 | Apparatus and methods for controlling refresh operations | Feb 20, 2020 | Issued |
Array
(
[id] => 16759582
[patent_doc_number] => 10978137
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-04-13
[patent_title] => Memory device and method of operating the same
[patent_app_type] => utility
[patent_app_number] => 16/795535
[patent_app_country] => US
[patent_app_date] => 2020-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3507
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16795535
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/795535 | Memory device and method of operating the same | Feb 18, 2020 | Issued |
Array
(
[id] => 17025209
[patent_doc_number] => 20210249081
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-12
[patent_title] => TEMPERATURE ASSISTED PROGRAMMING OF FLASH MEMORY FOR NEUROMORPHIC COMPUTING
[patent_app_type] => utility
[patent_app_number] => 16/785797
[patent_app_country] => US
[patent_app_date] => 2020-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6692
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16785797
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/785797 | Temperature assisted programming of flash memory for neuromorphic computing | Feb 9, 2020 | Issued |
Array
(
[id] => 16308443
[patent_doc_number] => 10777246
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-15
[patent_title] => Semiconductor memory device and detection clock pattern generating method thereof
[patent_app_type] => utility
[patent_app_number] => 16/778431
[patent_app_country] => US
[patent_app_date] => 2020-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 13
[patent_no_of_words] => 4828
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16778431
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/778431 | Semiconductor memory device and detection clock pattern generating method thereof | Jan 30, 2020 | Issued |
Array
(
[id] => 16864409
[patent_doc_number] => 11023149
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-06-01
[patent_title] => Doubly mapped cluster contraction
[patent_app_type] => utility
[patent_app_number] => 16/779180
[patent_app_country] => US
[patent_app_date] => 2020-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 17581
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16779180
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/779180 | Doubly mapped cluster contraction | Jan 30, 2020 | Issued |
Array
(
[id] => 16226256
[patent_doc_number] => 20200251373
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-06
[patent_title] => MICRO LED TRANSFER HEAD
[patent_app_type] => utility
[patent_app_number] => 16/777794
[patent_app_country] => US
[patent_app_date] => 2020-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10456
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16777794
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/777794 | MICRO LED TRANSFER HEAD | Jan 29, 2020 | Abandoned |
Array
(
[id] => 16552784
[patent_doc_number] => 10885948
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-01-05
[patent_title] => NAND flash controlling system and method thereof
[patent_app_type] => utility
[patent_app_number] => 16/774622
[patent_app_country] => US
[patent_app_date] => 2020-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3428
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 288
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16774622
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/774622 | NAND flash controlling system and method thereof | Jan 27, 2020 | Issued |
Array
(
[id] => 16487419
[patent_doc_number] => 20200381028
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-03
[patent_title] => CLOCK GENERATING CIRCUIT AND MEMORY DEVICE INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/773594
[patent_app_country] => US
[patent_app_date] => 2020-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4374
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16773594
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/773594 | Clock generating circuit and memory device including the same | Jan 26, 2020 | Issued |
Array
(
[id] => 16241343
[patent_doc_number] => 20200258577
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-13
[patent_title] => NON-VOLATILE MEMORY DEVICE AND OPERATION METHOD OF THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/752924
[patent_app_country] => US
[patent_app_date] => 2020-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17316
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16752924
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/752924 | Non-volatile memory device and operation method of the same | Jan 26, 2020 | Issued |
Array
(
[id] => 16880914
[patent_doc_number] => 11031070
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-06-08
[patent_title] => Apparatus and method for performing continuous time linear equalization on a command/address signal
[patent_app_type] => utility
[patent_app_number] => 16/773672
[patent_app_country] => US
[patent_app_date] => 2020-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6180
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16773672
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/773672 | Apparatus and method for performing continuous time linear equalization on a command/address signal | Jan 26, 2020 | Issued |
Array
(
[id] => 16172606
[patent_doc_number] => 10714182
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-14
[patent_title] => Semiconductor memory device
[patent_app_type] => utility
[patent_app_number] => 16/749710
[patent_app_country] => US
[patent_app_date] => 2020-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 22210
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 273
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16749710
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/749710 | Semiconductor memory device | Jan 21, 2020 | Issued |
Array
(
[id] => 16699702
[patent_doc_number] => 10950310
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-16
[patent_title] => Secure erase for data corruption
[patent_app_type] => utility
[patent_app_number] => 16/727472
[patent_app_country] => US
[patent_app_date] => 2019-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 12555
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16727472
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/727472 | Secure erase for data corruption | Dec 25, 2019 | Issued |
Array
(
[id] => 17195882
[patent_doc_number] => 11164647
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-02
[patent_title] => Electronic chip memory
[patent_app_type] => utility
[patent_app_number] => 16/713947
[patent_app_country] => US
[patent_app_date] => 2019-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 14
[patent_no_of_words] => 10891
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16713947
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/713947 | Electronic chip memory | Dec 12, 2019 | Issued |
Array
(
[id] => 16502271
[patent_doc_number] => 10867664
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-12-15
[patent_title] => Sense amplifier for flash memory devices
[patent_app_type] => utility
[patent_app_number] => 16/711432
[patent_app_country] => US
[patent_app_date] => 2019-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4601
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16711432
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/711432 | Sense amplifier for flash memory devices | Dec 11, 2019 | Issued |
Array
(
[id] => 15776481
[patent_doc_number] => 20200119258
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-16
[patent_title] => TECHNIQUES FOR MRAM MTJ TOP ELECTRODE TO METAL LAYER INTERFACE INCLUDING SPACER
[patent_app_type] => utility
[patent_app_number] => 16/711626
[patent_app_country] => US
[patent_app_date] => 2019-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6362
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16711626
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/711626 | Techniques for MRAM MTJ top electrode to metal layer interface including spacer | Dec 11, 2019 | Issued |
Array
(
[id] => 17431445
[patent_doc_number] => 20220059154
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-24
[patent_title] => SIGNAL SKEW IN SOURCE-SYNCHRONOUS SYSTEM
[patent_app_type] => utility
[patent_app_number] => 17/309770
[patent_app_country] => US
[patent_app_date] => 2019-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6724
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17309770
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/309770 | Signal skew in source-synchronous system | Dec 10, 2019 | Issued |
Array
(
[id] => 16601301
[patent_doc_number] => 20210027832
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-28
[patent_title] => MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/635197
[patent_app_country] => US
[patent_app_date] => 2019-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5464
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16635197
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/635197 | Memory device | Dec 10, 2019 | Issued |
Array
(
[id] => 16781405
[patent_doc_number] => 20210118484
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-22
[patent_title] => NON-VOLATILE MEMORY DEVICE AND CONTROL METHOD
[patent_app_type] => utility
[patent_app_number] => 16/709944
[patent_app_country] => US
[patent_app_date] => 2019-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4064
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16709944
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/709944 | Non-volatile memory device and control method | Dec 10, 2019 | Issued |
Array
(
[id] => 16850701
[patent_doc_number] => 20210151446
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-20
[patent_title] => NONVOLATILE TERNARY MEMORY DEVICE USING TWO-DIMENSIONAL FERROELECTRIC MATERIAL AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/699994
[patent_app_country] => US
[patent_app_date] => 2019-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4968
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16699994
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/699994 | Nonvolatile ternary memory device using two-dimensional ferroelectric material and method of manufacturing the same | Dec 1, 2019 | Issued |