
Bernarr E. Gregory
Examiner (ID: 16577)
| Most Active Art Unit | 3648 |
| Art Unit(s) | 3642, 3646, 2202, 3662, 3648, 2766 |
| Total Applications | 4684 |
| Issued Applications | 4115 |
| Pending Applications | 277 |
| Abandoned Applications | 314 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14573587
[patent_doc_number] => 20190214401
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-11
[patent_title] => SINGLE-POLY NONVOLATILE MEMORY UNIT
[patent_app_type] => utility
[patent_app_number] => 16/231956
[patent_app_country] => US
[patent_app_date] => 2018-12-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7171
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -25
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16231956
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/231956 | Single-poly nonvolatile memory unit | Dec 24, 2018 | Issued |
Array
(
[id] => 15369283
[patent_doc_number] => 20200020406
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-16
[patent_title] => MEMORY DEVICE, MEMORY SYSTEM HAVING MEMORY DEVICE, AND METHOD OF OPERATING MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/231892
[patent_app_country] => US
[patent_app_date] => 2018-12-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8096
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16231892
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/231892 | Memory device, memory system having memory device, and method of operating memory device | Dec 23, 2018 | Issued |
Array
(
[id] => 14676065
[patent_doc_number] => 20190237147
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-01
[patent_title] => SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/231402
[patent_app_country] => US
[patent_app_date] => 2018-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4787
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16231402
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/231402 | Semiconductor memory device | Dec 21, 2018 | Issued |
Array
(
[id] => 14525435
[patent_doc_number] => 10339988
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-07-02
[patent_title] => Input buffer circuit
[patent_app_type] => utility
[patent_app_number] => 16/229214
[patent_app_country] => US
[patent_app_date] => 2018-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6435
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16229214
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/229214 | Input buffer circuit | Dec 20, 2018 | Issued |
Array
(
[id] => 16593645
[patent_doc_number] => 10902921
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-26
[patent_title] => Flash memory bitcell erase with source bias voltage
[patent_app_type] => utility
[patent_app_number] => 16/230778
[patent_app_country] => US
[patent_app_date] => 2018-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 15
[patent_no_of_words] => 5987
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16230778
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/230778 | Flash memory bitcell erase with source bias voltage | Dec 20, 2018 | Issued |
Array
(
[id] => 16095325
[patent_doc_number] => 20200201649
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-25
[patent_title] => APPARATUSES AND METHODS FOR ORDERING BITS IN A MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/231106
[patent_app_country] => US
[patent_app_date] => 2018-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6625
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16231106
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/231106 | Apparatuses and methods for ordering bits in a memory device | Dec 20, 2018 | Issued |
Array
(
[id] => 14218631
[patent_doc_number] => 20190121700
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-25
[patent_title] => POWER-LOSS PROTECTION
[patent_app_type] => utility
[patent_app_number] => 16/228333
[patent_app_country] => US
[patent_app_date] => 2018-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4051
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16228333
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/228333 | Power loss protection | Dec 19, 2018 | Issued |
Array
(
[id] => 14737959
[patent_doc_number] => 10388388
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-20
[patent_title] => Responding to power loss
[patent_app_type] => utility
[patent_app_number] => 16/222160
[patent_app_country] => US
[patent_app_date] => 2018-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 11563
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 409
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16222160
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/222160 | Responding to power loss | Dec 16, 2018 | Issued |
Array
(
[id] => 16047643
[patent_doc_number] => 10685700
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-16
[patent_title] => PVT detection circuit
[patent_app_type] => utility
[patent_app_number] => 16/219552
[patent_app_country] => US
[patent_app_date] => 2018-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 16
[patent_no_of_words] => 5853
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16219552
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/219552 | PVT detection circuit | Dec 12, 2018 | Issued |
Array
(
[id] => 16081029
[patent_doc_number] => 20200194501
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-18
[patent_title] => IMPLEMENTING PHASE CHANGE MATERIAL-BASED SELECTORS IN A CROSSBAR ARRAY
[patent_app_type] => utility
[patent_app_number] => 16/218786
[patent_app_country] => US
[patent_app_date] => 2018-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5886
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16218786
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/218786 | IMPLEMENTING PHASE CHANGE MATERIAL-BASED SELECTORS IN A CROSSBAR ARRAY | Dec 12, 2018 | Pending |
Array
(
[id] => 16463870
[patent_doc_number] => 10847227
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-24
[patent_title] => Charge pump for use in non-volatile flash memory devices
[patent_app_type] => utility
[patent_app_number] => 16/219424
[patent_app_country] => US
[patent_app_date] => 2018-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 6585
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16219424
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/219424 | Charge pump for use in non-volatile flash memory devices | Dec 12, 2018 | Issued |
Array
(
[id] => 16593618
[patent_doc_number] => 10902894
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-26
[patent_title] => Semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 16/219194
[patent_app_country] => US
[patent_app_date] => 2018-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 9284
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16219194
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/219194 | Semiconductor devices | Dec 12, 2018 | Issued |
Array
(
[id] => 15547149
[patent_doc_number] => 10573364
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-02-25
[patent_title] => Magnetic disturb diagnostic system for MRAM
[patent_app_type] => utility
[patent_app_number] => 16/219264
[patent_app_country] => US
[patent_app_date] => 2018-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 9441
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16219264
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/219264 | Magnetic disturb diagnostic system for MRAM | Dec 12, 2018 | Issued |
Array
(
[id] => 16293308
[patent_doc_number] => 10770161
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-08
[patent_title] => Sense amplifier
[patent_app_type] => utility
[patent_app_number] => 16/211524
[patent_app_country] => US
[patent_app_date] => 2018-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2195
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16211524
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/211524 | Sense amplifier | Dec 5, 2018 | Issued |
Array
(
[id] => 17166264
[patent_doc_number] => 11152376
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-19
[patent_title] => Dual port memory cell with improved access resistance
[patent_app_type] => utility
[patent_app_number] => 16/211113
[patent_app_country] => US
[patent_app_date] => 2018-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 6738
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16211113
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/211113 | Dual port memory cell with improved access resistance | Dec 4, 2018 | Issued |
Array
(
[id] => 14479815
[patent_doc_number] => 20190191561
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-20
[patent_title] => LOAD REDUCED MEMORY MODULE
[patent_app_type] => utility
[patent_app_number] => 16/208353
[patent_app_country] => US
[patent_app_date] => 2018-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14182
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16208353
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/208353 | Load reduced memory module | Dec 2, 2018 | Issued |
Array
(
[id] => 14382157
[patent_doc_number] => 20190164991
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-30
[patent_title] => NONVOLATILE MEMORY DEVICE HAVING A VERTICAL STRUCTURE AND A MEMORY SYSTEM INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/200714
[patent_app_country] => US
[patent_app_date] => 2018-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10382
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16200714
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/200714 | Nonvolatile memory device having a vertical structure and a memory system including the same | Nov 26, 2018 | Issued |
Array
(
[id] => 14842633
[patent_doc_number] => 20190279717
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-12
[patent_title] => SENSE AMPLIFIER
[patent_app_type] => utility
[patent_app_number] => 16/200064
[patent_app_country] => US
[patent_app_date] => 2018-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3714
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16200064
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/200064 | Sense amplifier | Nov 25, 2018 | Issued |
Array
(
[id] => 15969037
[patent_doc_number] => 20200168270
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-28
[patent_title] => REFRESH CONTROLLER FOR FIRST-IN FIRST-OUT MEMORIES
[patent_app_type] => utility
[patent_app_number] => 16/199448
[patent_app_country] => US
[patent_app_date] => 2018-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6067
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16199448
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/199448 | Refresh controller for first-in first-out memories | Nov 25, 2018 | Issued |
Array
(
[id] => 15184419
[patent_doc_number] => 20190362801
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-28
[patent_title] => METHOD FOR PROGRAMMING ELECTRICALLY PROGRAMMABLE FUSE
[patent_app_type] => utility
[patent_app_number] => 16/200146
[patent_app_country] => US
[patent_app_date] => 2018-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2917
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16200146
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/200146 | Method for programming electrically programmable fuse | Nov 25, 2018 | Issued |