Bernarr E. Gregory

Array ( [id] => 8447741 [patent_doc_number] => 08289800 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-10-16 [patent_title] => 'Nonvolatile semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 12/693824 [patent_app_country] => US [patent_app_date] => 2010-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 8653 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12693824 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6267387 [patent_doc_number] => 20100254209 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-10-07 [patent_title] => 'Ultra-Low Leakage Memory Architecture' [patent_app_type] => utility [patent_app_number] => 12/694032 [patent_app_country] => US [patent_app_date] => 2010-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3283 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0254/20100254209.pdf [firstpage_image] =>[orig_patent_app_number] => 12694032 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8307199 [patent_doc_number] => 08228744 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-07-24 [patent_title] => 'Semiconductor memory device having sense amplifier' [patent_app_type] => utility [patent_app_number] => 12/693798 [patent_app_country] => US [patent_app_date] => 2010-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 21 [patent_no_of_words] => 5876 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 191 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12693798 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6508016 [patent_doc_number] => 20100202180 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-08-12 [patent_title] => 'MEMORY MODULE CUTTING OFF DM PAD LEAKAGE CURRENT' [patent_app_type] => utility [patent_app_number] => 12/693010 [patent_app_country] => US [patent_app_date] => 2010-01-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4333 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0202/20100202180.pdf [firstpage_image] =>[orig_patent_app_number] => 12693010 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6444643 [patent_doc_number] => 20100188878 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-29 [patent_title] => 'SEMICONDUCTOR DEVICE THAT SUPRESSES MALFUNCTIONS DUE TO VOLTAGE REDUCTION' [patent_app_type] => utility [patent_app_number] => 12/693246 [patent_app_country] => US [patent_app_date] => 2010-01-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5038 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0188/20100188878.pdf [firstpage_image] =>[orig_patent_app_number] => 12693246 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6276725 [patent_doc_number] => 20100118620 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-05-13 [patent_title] => 'Semiconductor Device' [patent_app_type] => utility [patent_app_number] => 12/687549 [patent_app_country] => US [patent_app_date] => 2010-01-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 16384 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0118/20100118620.pdf [firstpage_image] =>[orig_patent_app_number] => 12687549 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8353533 [patent_doc_number] => 08248870 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-08-21 [patent_title] => 'Method and apparatus for synchronizing data from memory arrays' [patent_app_type] => utility [patent_app_number] => 12/684449 [patent_app_country] => US [patent_app_date] => 2010-01-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 4008 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 44 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12684449 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6433195 [patent_doc_number] => 20100103732 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-04-29 [patent_title] => 'CONTROLLING AC DISTURBANCE WHILE PROGRAMMING' [patent_app_type] => utility [patent_app_number] => 12/650118 [patent_app_country] => US [patent_app_date] => 2009-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 12490 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0103/20100103732.pdf [firstpage_image] =>[orig_patent_app_number] => 12650118 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7754134 [patent_doc_number] => 08111569 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-02-07 [patent_title] => 'Latch structure and bit line sense amplifier structure including the same' [patent_app_type] => utility [patent_app_number] => 12/644979 [patent_app_country] => US [patent_app_date] => 2009-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3733 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/111/08111569.pdf [firstpage_image] =>[orig_patent_app_number] => 12644979 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6589430 [patent_doc_number] => 20100097868 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-04-22 [patent_title] => 'DISTRIBUTED WRITE DATA DRIVERS FOR BURST ACCESS MEMORIES' [patent_app_type] => utility [patent_app_number] => 12/642414 [patent_app_country] => US [patent_app_date] => 2009-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 9257 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0097/20100097868.pdf [firstpage_image] =>[orig_patent_app_number] => 12642414 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8593363 [patent_doc_number] => 08351240 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-01-08 [patent_title] => 'Phase change memory device having multi-level and method of driving the same' [patent_app_type] => utility [patent_app_number] => 12/641523 [patent_app_country] => US [patent_app_date] => 2009-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 27 [patent_no_of_words] => 7066 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12641523 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6123397 [patent_doc_number] => 20110085370 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-04-14 [patent_title] => 'SOFT FORMING REVERSIBLE RESISTIVITY-SWITCHING ELEMENT FOR BIPOLAR SWITCHING' [patent_app_type] => utility [patent_app_number] => 12/642191 [patent_app_country] => US [patent_app_date] => 2009-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 12291 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0085/20110085370.pdf [firstpage_image] =>[orig_patent_app_number] => 12642191 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7507151 [patent_doc_number] => 08036027 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-10-11 [patent_title] => 'Semiconductor device and memory' [patent_app_type] => utility [patent_app_number] => 12/642272 [patent_app_country] => US [patent_app_date] => 2009-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3200 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/036/08036027.pdf [firstpage_image] =>[orig_patent_app_number] => 12642272 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8665972 [patent_doc_number] => 08379439 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-02-19 [patent_title] => 'Programmable matrix array with chalcogenide material' [patent_app_type] => utility [patent_app_number] => 12/640723 [patent_app_country] => US [patent_app_date] => 2009-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 41 [patent_figures_cnt] => 76 [patent_no_of_words] => 35738 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12640723 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8154800 [patent_doc_number] => 08169828 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-05-01 [patent_title] => 'Semiconductor memory cell, method for manufacturing the same and method for operating the same' [patent_app_type] => utility [patent_app_number] => 12/641223 [patent_app_country] => US [patent_app_date] => 2009-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 2971 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/169/08169828.pdf [firstpage_image] =>[orig_patent_app_number] => 12641223 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5966845 [patent_doc_number] => 20110149632 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-23 [patent_title] => 'MULTILEVEL FREQUENCY ADDRESSABLE FIELD DRIVEN MRAM' [patent_app_type] => utility [patent_app_number] => 12/640081 [patent_app_country] => US [patent_app_date] => 2009-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3452 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0149/20110149632.pdf [firstpage_image] =>[orig_patent_app_number] => 12640081 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8550668 [patent_doc_number] => 08325557 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-12-04 [patent_title] => 'Methods and apparatus for disabling a memory-array portion' [patent_app_type] => utility [patent_app_number] => 12/639599 [patent_app_country] => US [patent_app_date] => 2009-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3161 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12639599 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8534734 [patent_doc_number] => 08310893 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-11-13 [patent_title] => 'Techniques for reducing impact of array disturbs in a semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 12/639547 [patent_app_country] => US [patent_app_date] => 2009-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 10295 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12639547 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8204576 [patent_doc_number] => 08189364 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-05-29 [patent_title] => 'Charge retention structures and techniques for implementing charge controlled resistors in memory cells and arrays of memory' [patent_app_type] => utility [patent_app_number] => 12/639925 [patent_app_country] => US [patent_app_date] => 2009-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 20 [patent_no_of_words] => 7040 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/189/08189364.pdf [firstpage_image] =>[orig_patent_app_number] => 12639925 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6491736 [patent_doc_number] => 20100214843 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-08-26 [patent_title] => 'NONVOLATILE MEMORY DEVICE AND MEMORY SYSTEM HAVING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/639119 [patent_app_country] => US [patent_app_date] => 2009-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 6602 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0214/20100214843.pdf [firstpage_image] =>[orig_patent_app_number] => 12639119 [rel_patent_id] =>[rel_patent_doc_number] =>)