Bernarr E. Gregory

Array ( [id] => 64642 [patent_doc_number] => 07764567 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-07-27 [patent_title] => 'Word line driver circuitry and methods for using the same' [patent_app_type] => utility [patent_app_number] => 12/077852 [patent_app_country] => US [patent_app_date] => 2008-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5090 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/764/07764567.pdf [firstpage_image] =>[orig_patent_app_number] => 12077852 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 85823 [patent_doc_number] => 07742353 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-06-22 [patent_title] => 'Solid state semiconductor storage device with temperature control function, application system thereof and control element thereof' [patent_app_type] => utility [patent_app_number] => 12/076672 [patent_app_country] => US [patent_app_date] => 2008-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4283 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/742/07742353.pdf [firstpage_image] =>[orig_patent_app_number] => 12076672 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 36060 [patent_doc_number] => 07787282 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-08-31 [patent_title] => 'Sensing resistance variable memory' [patent_app_type] => utility [patent_app_number] => 12/053140 [patent_app_country] => US [patent_app_date] => 2008-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 12875 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/787/07787282.pdf [firstpage_image] =>[orig_patent_app_number] => 12053140 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5335775 [patent_doc_number] => 20090052239 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-02-26 [patent_title] => 'Nonvolatile memory devices and data reading methods' [patent_app_type] => utility [patent_app_number] => 12/076706 [patent_app_country] => US [patent_app_date] => 2008-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5223 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0052/20090052239.pdf [firstpage_image] =>[orig_patent_app_number] => 12076706 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5401318 [patent_doc_number] => 20090236631 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-09-24 [patent_title] => 'Bidirectional PNPN silicon-controlled rectifier' [patent_app_type] => utility [patent_app_number] => 12/076556 [patent_app_country] => US [patent_app_date] => 2008-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 3337 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0236/20090236631.pdf [firstpage_image] =>[orig_patent_app_number] => 12076556 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5402682 [patent_doc_number] => 20090237996 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-09-24 [patent_title] => 'MEMORY STRUCTURE HAVING VOLATILE AND NON-VOLATILE MEMORY PORTIONS' [patent_app_type] => utility [patent_app_number] => 12/052300 [patent_app_country] => US [patent_app_date] => 2008-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5598 [patent_no_of_claims] => 43 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0237/20090237996.pdf [firstpage_image] =>[orig_patent_app_number] => 12052300 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 174790 [patent_doc_number] => 07660172 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-02-09 [patent_title] => 'Method and apparatus for synchronizing data from memory arrays' [patent_app_type] => utility [patent_app_number] => 12/077577 [patent_app_country] => US [patent_app_date] => 2008-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 3972 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/660/07660172.pdf [firstpage_image] =>[orig_patent_app_number] => 12077577 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 26152 [patent_doc_number] => 07796418 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-09-14 [patent_title] => 'Programmable memory cell' [patent_app_type] => utility [patent_app_number] => 12/077600 [patent_app_country] => US [patent_app_date] => 2008-03-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3164 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/796/07796418.pdf [firstpage_image] =>[orig_patent_app_number] => 12077600 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5329271 [patent_doc_number] => 20090109748 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-04-30 [patent_title] => 'Apparatus and method of multi-bit programming' [patent_app_type] => utility [patent_app_number] => 12/076392 [patent_app_country] => US [patent_app_date] => 2008-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 8936 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0109/20090109748.pdf [firstpage_image] =>[orig_patent_app_number] => 12076392 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4750871 [patent_doc_number] => 20080158942 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-03 [patent_title] => 'MEMORY HAVING STORAGE LOCATIONS WITHIN A COMMON VOLUME OF PHASE CHANGE MATERIAL' [patent_app_type] => utility [patent_app_number] => 12/049490 [patent_app_country] => US [patent_app_date] => 2008-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 7426 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0158/20080158942.pdf [firstpage_image] =>[orig_patent_app_number] => 12049490 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4750927 [patent_doc_number] => 20080158998 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-03 [patent_title] => 'FLASH MEMORY DEVICE CAPABLE OF PREVENTING AN OVERERASE OF FLASH MEMORY CELLS AND ERASE METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 12/049209 [patent_app_country] => US [patent_app_date] => 2008-03-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 27 [patent_no_of_words] => 9012 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0158/20080158998.pdf [firstpage_image] =>[orig_patent_app_number] => 12049209 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4750860 [patent_doc_number] => 20080158931 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-03 [patent_title] => 'Apparatus and methods for optically-coupled memory systems' [patent_app_type] => utility [patent_app_number] => 12/074575 [patent_app_country] => US [patent_app_date] => 2008-03-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4682 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0158/20080158931.pdf [firstpage_image] =>[orig_patent_app_number] => 12074575 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 225912 [patent_doc_number] => 07606100 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-10-20 [patent_title] => 'Erasing non-volatile memory using individual verification and additional erasing of subsets of memory cells' [patent_app_type] => utility [patent_app_number] => 12/040632 [patent_app_country] => US [patent_app_date] => 2008-02-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 27 [patent_no_of_words] => 18199 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/606/07606100.pdf [firstpage_image] =>[orig_patent_app_number] => 12040632 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4878249 [patent_doc_number] => 20080151632 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-06-26 [patent_title] => 'FLASH MEMORY DEVICE HAVING MULTI-LEVEL CELL AND READING AND PROGRAMMING METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 12/035357 [patent_app_country] => US [patent_app_date] => 2008-02-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 11028 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0151/20080151632.pdf [firstpage_image] =>[orig_patent_app_number] => 12035357 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 229813 [patent_doc_number] => 07602630 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-10-13 [patent_title] => 'Configurable inputs and outputs for memory stacking system and method' [patent_app_type] => utility [patent_app_number] => 12/031347 [patent_app_country] => US [patent_app_date] => 2008-02-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 14 [patent_no_of_words] => 4544 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/602/07602630.pdf [firstpage_image] =>[orig_patent_app_number] => 12031347 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8195313 [patent_doc_number] => 20120120704 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-05-17 [patent_title] => 'SINGLE EVENT UPSET HARDENED STATIC RANDOM ACCESS MEMORY CELL' [patent_app_type] => utility [patent_app_number] => 12/028042 [patent_app_country] => US [patent_app_date] => 2008-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2359 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0120/20120120704.pdf [firstpage_image] =>[orig_patent_app_number] => 12028042 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4565155 [patent_doc_number] => 07821849 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-10-26 [patent_title] => 'Configurable embedded processor' [patent_app_type] => utility [patent_app_number] => 12/028302 [patent_app_country] => US [patent_app_date] => 2008-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 6453 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 50 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/821/07821849.pdf [firstpage_image] =>[orig_patent_app_number] => 12028302 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4784082 [patent_doc_number] => 20080137411 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-06-12 [patent_title] => 'REDUCING READ DISTURB FOR NON-VOLATILE STORAGE' [patent_app_type] => utility [patent_app_number] => 12/021761 [patent_app_country] => US [patent_app_date] => 2008-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 10406 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0137/20080137411.pdf [firstpage_image] =>[orig_patent_app_number] => 12021761 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4784094 [patent_doc_number] => 20080137423 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-06-12 [patent_title] => 'REDUCING READ DISTURB FOR NON-VOLATILE STORAGE' [patent_app_type] => utility [patent_app_number] => 12/021729 [patent_app_country] => US [patent_app_date] => 2008-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 10404 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0137/20080137423.pdf [firstpage_image] =>[orig_patent_app_number] => 12021729 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4784095 [patent_doc_number] => 20080137424 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-06-12 [patent_title] => 'REDUCING READ DISTURB FOR NON-VOLATILE STORAGE' [patent_app_type] => utility [patent_app_number] => 12/021741 [patent_app_country] => US [patent_app_date] => 2008-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 10404 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0137/20080137424.pdf [firstpage_image] =>[orig_patent_app_number] => 12021741 [rel_patent_id] =>[rel_patent_doc_number] =>)