
Bernarr E. Gregory
Examiner (ID: 16577)
| Most Active Art Unit | 3648 |
| Art Unit(s) | 3642, 3646, 2202, 3662, 3648, 2766 |
| Total Applications | 4684 |
| Issued Applications | 4115 |
| Pending Applications | 277 |
| Abandoned Applications | 314 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 300870
[patent_doc_number] => 07539077
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-05-26
[patent_title] => 'Flash memory device having a data buffer and programming method of the same'
[patent_app_type] => utility
[patent_app_number] => 11/775872
[patent_app_country] => US
[patent_app_date] => 2007-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 4895
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/539/07539077.pdf
[firstpage_image] =>[orig_patent_app_number] => 11775872
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/775872 | Flash memory device having a data buffer and programming method of the same | Jul 10, 2007 | Issued |
Array
(
[id] => 154477
[patent_doc_number] => 07679978
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2010-03-16
[patent_title] => 'Scheme for screening weak memory cell'
[patent_app_type] => utility
[patent_app_number] => 11/827542
[patent_app_country] => US
[patent_app_date] => 2007-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 6307
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/679/07679978.pdf
[firstpage_image] =>[orig_patent_app_number] => 11827542
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/827542 | Scheme for screening weak memory cell | Jul 10, 2007 | Issued |
Array
(
[id] => 4902836
[patent_doc_number] => 20080112249
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-15
[patent_title] => 'Circuit and method of generating voltage of semiconductor memory apparatus'
[patent_app_type] => utility
[patent_app_number] => 11/822814
[patent_app_country] => US
[patent_app_date] => 2007-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3593
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0112/20080112249.pdf
[firstpage_image] =>[orig_patent_app_number] => 11822814
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/822814 | Circuit and method of generating voltage of semiconductor memory apparatus | Jul 9, 2007 | Issued |
Array
(
[id] => 4823211
[patent_doc_number] => 20080123453
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-29
[patent_title] => 'Circuit and method for controlling sense amplifier of a semiconductor memory apparatus'
[patent_app_type] => utility
[patent_app_number] => 11/822816
[patent_app_country] => US
[patent_app_date] => 2007-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4326
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0123/20080123453.pdf
[firstpage_image] =>[orig_patent_app_number] => 11822816
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/822816 | Circuit and method for controlling sense amplifier of a semiconductor memory apparatus | Jul 9, 2007 | Issued |
Array
(
[id] => 248050
[patent_doc_number] => 07586807
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-09-08
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => utility
[patent_app_number] => 11/822598
[patent_app_country] => US
[patent_app_date] => 2007-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5204
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/586/07586807.pdf
[firstpage_image] =>[orig_patent_app_number] => 11822598
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/822598 | Semiconductor memory device | Jul 8, 2007 | Issued |
Array
(
[id] => 4902183
[patent_doc_number] => 20080111596
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-15
[patent_title] => 'Circuit and method for generating data output control signal for semiconductor integrated circuit'
[patent_app_type] => utility
[patent_app_number] => 11/822656
[patent_app_country] => US
[patent_app_date] => 2007-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5644
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0111/20080111596.pdf
[firstpage_image] =>[orig_patent_app_number] => 11822656
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/822656 | Circuit and method for generating data output control signal for semiconductor integrated circuit | Jul 8, 2007 | Issued |
Array
(
[id] => 7596666
[patent_doc_number] => 07619916
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-11-17
[patent_title] => '8-T SRAM cell circuit, system and method for low leakage current'
[patent_app_type] => utility
[patent_app_number] => 11/825648
[patent_app_country] => US
[patent_app_date] => 2007-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3442
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 325
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/619/07619916.pdf
[firstpage_image] =>[orig_patent_app_number] => 11825648
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/825648 | 8-T SRAM cell circuit, system and method for low leakage current | Jul 5, 2007 | Issued |
Array
(
[id] => 4796434
[patent_doc_number] => 20080008020
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-10
[patent_title] => 'Memory device with programmable control for activation of read amplifiers'
[patent_app_type] => utility
[patent_app_number] => 11/824948
[patent_app_country] => US
[patent_app_date] => 2007-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4731
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0008/20080008020.pdf
[firstpage_image] =>[orig_patent_app_number] => 11824948
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/824948 | Memory device with programmable control for activation of read amplifiers | Jul 2, 2007 | Issued |
Array
(
[id] => 5009531
[patent_doc_number] => 20070280009
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-12-06
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 11/772587
[patent_app_country] => US
[patent_app_date] => 2007-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7012
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0280/20070280009.pdf
[firstpage_image] =>[orig_patent_app_number] => 11772587
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/772587 | Semiconductor memory device | Jul 1, 2007 | Issued |
Array
(
[id] => 144563
[patent_doc_number] => 07693003
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-04-06
[patent_title] => 'Semiconductor package'
[patent_app_type] => utility
[patent_app_number] => 11/819272
[patent_app_country] => US
[patent_app_date] => 2007-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 14
[patent_no_of_words] => 3555
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/693/07693003.pdf
[firstpage_image] =>[orig_patent_app_number] => 11819272
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/819272 | Semiconductor package | Jun 25, 2007 | Issued |
Array
(
[id] => 4801772
[patent_doc_number] => 20080013359
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-17
[patent_title] => 'Integrated circuit including memory array having a segmented bit line architecture and method of controlling and/or operating same'
[patent_app_type] => utility
[patent_app_number] => 11/821848
[patent_app_country] => US
[patent_app_date] => 2007-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 36
[patent_no_of_words] => 14291
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0013/20080013359.pdf
[firstpage_image] =>[orig_patent_app_number] => 11821848
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/821848 | Integrated circuit including memory array having a segmented bit line architecture and method of controlling and/or operating same | Jun 25, 2007 | Issued |
Array
(
[id] => 815063
[patent_doc_number] => 07414912
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-08-19
[patent_title] => 'Semiconductor flash memory'
[patent_app_type] => utility
[patent_app_number] => 11/766133
[patent_app_country] => US
[patent_app_date] => 2007-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 27
[patent_no_of_words] => 17213
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/414/07414912.pdf
[firstpage_image] =>[orig_patent_app_number] => 11766133
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/766133 | Semiconductor flash memory | Jun 20, 2007 | Issued |
Array
(
[id] => 808472
[patent_doc_number] => 07420863
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-09-02
[patent_title] => 'Nonvolatile semiconductor memory device which stores multivalue data'
[patent_app_type] => utility
[patent_app_number] => 11/763743
[patent_app_country] => US
[patent_app_date] => 2007-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 5476
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/420/07420863.pdf
[firstpage_image] =>[orig_patent_app_number] => 11763743
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/763743 | Nonvolatile semiconductor memory device which stores multivalue data | Jun 14, 2007 | Issued |
Array
(
[id] => 815029
[patent_doc_number] => 07414892
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-08-19
[patent_title] => 'Nonvolatile semiconductor memory device which stores multivalue data'
[patent_app_type] => utility
[patent_app_number] => 11/763690
[patent_app_country] => US
[patent_app_date] => 2007-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 5476
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/414/07414892.pdf
[firstpage_image] =>[orig_patent_app_number] => 11763690
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/763690 | Nonvolatile semiconductor memory device which stores multivalue data | Jun 14, 2007 | Issued |
Array
(
[id] => 5124729
[patent_doc_number] => 20070237000
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-10-11
[patent_title] => 'REFERENCE CURRENT GENERATING CIRCUIT OF NONVOLATILE SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 11/763999
[patent_app_country] => US
[patent_app_date] => 2007-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8408
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0237/20070237000.pdf
[firstpage_image] =>[orig_patent_app_number] => 11763999
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/763999 | Reference current generating circuit of nonvolatile semiconductor memory device | Jun 14, 2007 | Issued |
Array
(
[id] => 5124728
[patent_doc_number] => 20070236999
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-10-11
[patent_title] => 'REFERENCE CURRENT GENERATING CIRCUIT OF NONVOLATILE SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 11/763987
[patent_app_country] => US
[patent_app_date] => 2007-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8408
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0236/20070236999.pdf
[firstpage_image] =>[orig_patent_app_number] => 11763987
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/763987 | Reference current generating circuit of nonvolatile semiconductor memory device | Jun 14, 2007 | Issued |
Array
(
[id] => 66437
[patent_doc_number] => 07760539
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-07-20
[patent_title] => 'Nonvolatile memory device'
[patent_app_type] => utility
[patent_app_number] => 12/162442
[patent_app_country] => US
[patent_app_date] => 2007-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 15
[patent_no_of_words] => 7424
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/760/07760539.pdf
[firstpage_image] =>[orig_patent_app_number] => 12162442
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/162442 | Nonvolatile memory device | Jun 13, 2007 | Issued |
Array
(
[id] => 858776
[patent_doc_number] => 07376009
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-05-20
[patent_title] => 'Semiconductor memory device which stores plural data in a cell'
[patent_app_type] => utility
[patent_app_number] => 11/759627
[patent_app_country] => US
[patent_app_date] => 2007-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 61
[patent_figures_cnt] => 105
[patent_no_of_words] => 39053
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 244
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/376/07376009.pdf
[firstpage_image] =>[orig_patent_app_number] => 11759627
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/759627 | Semiconductor memory device which stores plural data in a cell | Jun 6, 2007 | Issued |
Array
(
[id] => 5090611
[patent_doc_number] => 20070230250
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-10-04
[patent_title] => 'Methods for Improved Program-Verify Operations in Non-Volatile Memories'
[patent_app_type] => utility
[patent_app_number] => 11/753327
[patent_app_country] => US
[patent_app_date] => 2007-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 14100
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0230/20070230250.pdf
[firstpage_image] =>[orig_patent_app_number] => 11753327
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/753327 | Methods for improved program-verify operations in non-volatile memories | May 23, 2007 | Issued |
Array
(
[id] => 4769219
[patent_doc_number] => 20080054877
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-03-06
[patent_title] => 'CIRCUIT FOR MEASURING CURRENT IN A NAND FLASH MEMORY'
[patent_app_type] => utility
[patent_app_number] => 11/751590
[patent_app_country] => US
[patent_app_date] => 2007-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2941
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0054/20080054877.pdf
[firstpage_image] =>[orig_patent_app_number] => 11751590
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/751590 | Circuit for measuring current in a NAND flash memory | May 20, 2007 | Issued |