Betsy Lee Deppe

Array ( [id] => 3834438 [patent_doc_number] => 05760446 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-02 [patent_title] => 'Electrostatic discharge structure of semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/774936 [patent_app_country] => US [patent_app_date] => 1996-12-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2049 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/760/05760446.pdf [firstpage_image] =>[orig_patent_app_number] => 774936 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3817950 [patent_doc_number] => 05710439 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-01-20 [patent_title] => 'Optoelectronic integrated device having optical elements and electronic elements grown in a monolithic form on a GaAs ssubstrate' [patent_app_type] => 1 [patent_app_number] => 8/770552 [patent_app_country] => US [patent_app_date] => 1996-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2774 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 53 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/710/05710439.pdf [firstpage_image] =>[orig_patent_app_number] => 770552 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3801658 [patent_doc_number] => 05828087 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-27 [patent_title] => 'AlInAs semiconductor device contaning Si and P' [patent_app_type] => 1 [patent_app_number] => 8/770462 [patent_app_country] => US [patent_app_date] => 1996-12-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 7242 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 30 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/828/05828087.pdf [firstpage_image] =>[orig_patent_app_number] => 770462 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3788115 [patent_doc_number] => 05821568 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-13 [patent_title] => 'Cleaved semiconductor device with {11-20} plane' [patent_app_type] => 1 [patent_app_number] => 8/769708 [patent_app_country] => US [patent_app_date] => 1996-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 3793 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 37 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/821/05821568.pdf [firstpage_image] =>[orig_patent_app_number] => 769708 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4049010 [patent_doc_number] => 05912475 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-15 [patent_title] => 'Optical semiconductor device with InP' [patent_app_type] => 1 [patent_app_number] => 8/767924 [patent_app_country] => US [patent_app_date] => 1996-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 24 [patent_no_of_words] => 6956 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 174 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/912/05912475.pdf [firstpage_image] =>[orig_patent_app_number] => 767924 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3766482 [patent_doc_number] => 05844276 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-01 [patent_title] => 'CMOS integrated circuit and method for implanting NMOS transistor areas prior to implanting PMOS transistor areas to optimize the thermal diffusivity thereof' [patent_app_type] => 1 [patent_app_number] => 8/760462 [patent_app_country] => US [patent_app_date] => 1996-12-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 12 [patent_no_of_words] => 5235 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 217 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/844/05844276.pdf [firstpage_image] =>[orig_patent_app_number] => 760462 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3892817 [patent_doc_number] => 05723881 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-03 [patent_title] => 'Dual-beam laser diode' [patent_app_type] => 1 [patent_app_number] => 8/759512 [patent_app_country] => US [patent_app_date] => 1996-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 920 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/723/05723881.pdf [firstpage_image] =>[orig_patent_app_number] => 759512 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4026182 [patent_doc_number] => RE036261 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-03 [patent_title] => 'Stack capacitor DRAM cell having increased capacitor area' [patent_app_type] => 2 [patent_app_number] => 8/761082 [patent_app_country] => US [patent_app_date] => 1996-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 16 [patent_no_of_words] => 2621 [patent_no_of_claims] => 43 [patent_no_of_ind_claims] => 35 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/RE/036/RE036261.pdf [firstpage_image] =>[orig_patent_app_number] => 761082 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3799274 [patent_doc_number] => 05780888 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-14 [patent_title] => 'Semiconductor device with storage node' [patent_app_type] => 1 [patent_app_number] => 8/758841 [patent_app_country] => US [patent_app_date] => 1996-12-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 96 [patent_figures_cnt] => 133 [patent_no_of_words] => 22443 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 379 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/780/05780888.pdf [firstpage_image] =>[orig_patent_app_number] => 758841 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3882344 [patent_doc_number] => 05747838 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-05 [patent_title] => 'Ultra-low phase noise GaAs MOSFETs' [patent_app_type] => 1 [patent_app_number] => 8/758240 [patent_app_country] => US [patent_app_date] => 1996-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 38 [patent_no_of_words] => 8648 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 33 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/747/05747838.pdf [firstpage_image] =>[orig_patent_app_number] => 758240 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3852600 [patent_doc_number] => 05719417 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-17 [patent_title] => 'Ferroelectric integrated circuit structure' [patent_app_type] => 1 [patent_app_number] => 8/758600 [patent_app_country] => US [patent_app_date] => 1996-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 4747 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 40 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/719/05719417.pdf [firstpage_image] =>[orig_patent_app_number] => 758600 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3812338 [patent_doc_number] => 05831309 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-03 [patent_title] => 'Semiconductor element for an electronic or opto-electronic semiconductor component' [patent_app_type] => 1 [patent_app_number] => 8/737778 [patent_app_country] => US [patent_app_date] => 1996-11-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 1838 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/831/05831309.pdf [firstpage_image] =>[orig_patent_app_number] => 737778 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3864747 [patent_doc_number] => 05793083 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-11 [patent_title] => 'Method for designing shallow junction, salicided NMOS transistors with decreased electrostatic discharge sensitivity' [patent_app_type] => 1 [patent_app_number] => 8/755924 [patent_app_country] => US [patent_app_date] => 1996-11-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 2860 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/793/05793083.pdf [firstpage_image] =>[orig_patent_app_number] => 755924 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4086537 [patent_doc_number] => 06054723 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-04-25 [patent_title] => 'Light emitting diode array with contact geometry' [patent_app_type] => 1 [patent_app_number] => 8/752943 [patent_app_country] => US [patent_app_date] => 1996-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 31 [patent_no_of_words] => 6253 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/054/06054723.pdf [firstpage_image] =>[orig_patent_app_number] => 752943 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3820210 [patent_doc_number] => 05789759 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-04 [patent_title] => 'Cathode structure for reduced emission and robust handling properties' [patent_app_type] => 1 [patent_app_number] => 8/754762 [patent_app_country] => US [patent_app_date] => 1996-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 8 [patent_no_of_words] => 2160 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/789/05789759.pdf [firstpage_image] =>[orig_patent_app_number] => 754762 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3790659 [patent_doc_number] => 05736749 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-07 [patent_title] => 'Integrated circuit device with inductor incorporated therein' [patent_app_type] => 1 [patent_app_number] => 8/751472 [patent_app_country] => US [patent_app_date] => 1996-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 2489 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/736/05736749.pdf [firstpage_image] =>[orig_patent_app_number] => 751472 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3799568 [patent_doc_number] => 05780908 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-14 [patent_title] => 'Semiconductor apparatus with tungstein nitride' [patent_app_type] => 1 [patent_app_number] => 8/751810 [patent_app_country] => US [patent_app_date] => 1996-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 37 [patent_no_of_words] => 9364 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/780/05780908.pdf [firstpage_image] =>[orig_patent_app_number] => 751810 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3750717 [patent_doc_number] => 05717239 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-10 [patent_title] => 'MOS transistor with large gate width' [patent_app_type] => 1 [patent_app_number] => 8/749646 [patent_app_country] => US [patent_app_date] => 1996-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 22 [patent_no_of_words] => 1621 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/717/05717239.pdf [firstpage_image] =>[orig_patent_app_number] => 749646 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3845546 [patent_doc_number] => 05847462 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-08 [patent_title] => 'Integrated circuit having conductors of enhanced cross-sectional area with etch stop barrier layer' [patent_app_type] => 1 [patent_app_number] => 8/748812 [patent_app_country] => US [patent_app_date] => 1996-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 3408 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/847/05847462.pdf [firstpage_image] =>[orig_patent_app_number] => 748812 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4238980 [patent_doc_number] => 06118140 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-12 [patent_title] => 'Semiconductor apparatus having conductive thin films' [patent_app_type] => 1 [patent_app_number] => 8/749324 [patent_app_country] => US [patent_app_date] => 1996-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 43 [patent_no_of_words] => 16901 [patent_no_of_claims] => 44 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/118/06118140.pdf [firstpage_image] =>[orig_patent_app_number] => 749324 [rel_patent_id] =>[rel_patent_doc_number] =>)