
Betsy Lee Deppe
Examiner (ID: 5666, Phone: (571)272-3054 , Office: P/2633 )
| Most Active Art Unit | 2633 |
| Art Unit(s) | 2734, 2614, 2633, 2611, 2634, 2637 |
| Total Applications | 991 |
| Issued Applications | 809 |
| Pending Applications | 82 |
| Abandoned Applications | 108 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4020978
[patent_doc_number] => 05889821
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-03-30
[patent_title] => 'Low noise front-end blanking and interleaving for satellite reception in pulsed interference environments'
[patent_app_type] => 1
[patent_app_number] => 8/808567
[patent_app_country] => US
[patent_app_date] => 1997-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 5397
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/889/05889821.pdf
[firstpage_image] =>[orig_patent_app_number] => 808567
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/808567 | Low noise front-end blanking and interleaving for satellite reception in pulsed interference environments | Feb 27, 1997 | Issued |
Array
(
[id] => 4079669
[patent_doc_number] => 06009129
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-12-28
[patent_title] => 'Device and method for detection and reduction of intermodulation distortion'
[patent_app_type] => 1
[patent_app_number] => 8/808601
[patent_app_country] => US
[patent_app_date] => 1997-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 5935
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/009/06009129.pdf
[firstpage_image] =>[orig_patent_app_number] => 808601
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/808601 | Device and method for detection and reduction of intermodulation distortion | Feb 27, 1997 | Issued |
Array
(
[id] => 4012175
[patent_doc_number] => 05923700
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-07-13
[patent_title] => 'Adaptive weight update method and system for a discrete multitone spread spectrum communications system'
[patent_app_type] => 1
[patent_app_number] => 8/804616
[patent_app_country] => US
[patent_app_date] => 1997-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 4185
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/923/05923700.pdf
[firstpage_image] =>[orig_patent_app_number] => 804616
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/804616 | Adaptive weight update method and system for a discrete multitone spread spectrum communications system | Feb 23, 1997 | Issued |
Array
(
[id] => 3994601
[patent_doc_number] => 05910968
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-06-08
[patent_title] => 'Continuous phase modulation digital communication system'
[patent_app_type] => 1
[patent_app_number] => 8/800447
[patent_app_country] => US
[patent_app_date] => 1997-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 3362
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/910/05910968.pdf
[firstpage_image] =>[orig_patent_app_number] => 800447
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/800447 | Continuous phase modulation digital communication system | Feb 17, 1997 | Issued |
Array
(
[id] => 3949881
[patent_doc_number] => 05872818
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-02-16
[patent_title] => 'Apparatus for recovering full digital symbol timing'
[patent_app_type] => 1
[patent_app_number] => 8/800129
[patent_app_country] => US
[patent_app_date] => 1997-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 2543
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/872/05872818.pdf
[firstpage_image] =>[orig_patent_app_number] => 800129
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/800129 | Apparatus for recovering full digital symbol timing | Feb 12, 1997 | Issued |
Array
(
[id] => 3948830
[patent_doc_number] => 05940433
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-08-17
[patent_title] => 'Acquisition method and system of spreading code'
[patent_app_type] => 1
[patent_app_number] => 8/793052
[patent_app_country] => US
[patent_app_date] => 1997-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5080
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/940/05940433.pdf
[firstpage_image] =>[orig_patent_app_number] => 793052
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/793052 | Acquisition method and system of spreading code | Feb 11, 1997 | Issued |
Array
(
[id] => 3959511
[patent_doc_number] => 05982822
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-09
[patent_title] => 'Viterbi decoder'
[patent_app_type] => 1
[patent_app_number] => 8/798548
[patent_app_country] => US
[patent_app_date] => 1997-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 18
[patent_no_of_words] => 4842
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/982/05982822.pdf
[firstpage_image] =>[orig_patent_app_number] => 798548
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/798548 | Viterbi decoder | Feb 10, 1997 | Issued |
Array
(
[id] => 4012375
[patent_doc_number] => 05923713
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-07-13
[patent_title] => 'Viterbi decoder'
[patent_app_type] => 1
[patent_app_number] => 8/798547
[patent_app_country] => US
[patent_app_date] => 1997-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 25
[patent_no_of_words] => 5458
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/923/05923713.pdf
[firstpage_image] =>[orig_patent_app_number] => 798547
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/798547 | Viterbi decoder | Feb 10, 1997 | Issued |
Array
(
[id] => 3959705
[patent_doc_number] => 05982835
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-09
[patent_title] => 'Digital processing phase lock loop for synchronous digital micro-wave apparatus'
[patent_app_type] => 1
[patent_app_number] => 8/789233
[patent_app_country] => US
[patent_app_date] => 1997-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1979
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 251
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/982/05982835.pdf
[firstpage_image] =>[orig_patent_app_number] => 789233
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/789233 | Digital processing phase lock loop for synchronous digital micro-wave apparatus | Feb 3, 1997 | Issued |
Array
(
[id] => 3987745
[patent_doc_number] => 05905764
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-05-18
[patent_title] => 'Radio receiver'
[patent_app_type] => 1
[patent_app_number] => 8/796068
[patent_app_country] => US
[patent_app_date] => 1997-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 6011
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 244
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/905/05905764.pdf
[firstpage_image] =>[orig_patent_app_number] => 796068
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/796068 | Radio receiver | Feb 3, 1997 | Issued |
Array
(
[id] => 4079399
[patent_doc_number] => 05867545
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-02-02
[patent_title] => 'Phase-locked loop circuit'
[patent_app_type] => 1
[patent_app_number] => 8/794467
[patent_app_country] => US
[patent_app_date] => 1997-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 6202
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/867/05867545.pdf
[firstpage_image] =>[orig_patent_app_number] => 794467
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/794467 | Phase-locked loop circuit | Feb 3, 1997 | Issued |
Array
(
[id] => 3804098
[patent_doc_number] => 05841810
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-11-24
[patent_title] => 'Multiple stage adaptive equalizer'
[patent_app_type] => 1
[patent_app_number] => 8/791382
[patent_app_country] => US
[patent_app_date] => 1997-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 2539
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 302
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/841/05841810.pdf
[firstpage_image] =>[orig_patent_app_number] => 791382
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/791382 | Multiple stage adaptive equalizer | Jan 29, 1997 | Issued |
Array
(
[id] => 3916982
[patent_doc_number] => 05898734
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-04-27
[patent_title] => 'Symbol determining method and apparatus'
[patent_app_type] => 1
[patent_app_number] => 8/790751
[patent_app_country] => US
[patent_app_date] => 1997-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 4575
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/898/05898734.pdf
[firstpage_image] =>[orig_patent_app_number] => 790751
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/790751 | Symbol determining method and apparatus | Jan 26, 1997 | Issued |
Array
(
[id] => 4066522
[patent_doc_number] => 05970093
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-10-19
[patent_title] => 'Fractionally-spaced adaptively-equalized self-recovering digital receiver for amplitude-Phase modulated signals'
[patent_app_type] => 1
[patent_app_number] => 8/784607
[patent_app_country] => US
[patent_app_date] => 1997-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 68
[patent_no_of_words] => 16506
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/970/05970093.pdf
[firstpage_image] =>[orig_patent_app_number] => 784607
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/784607 | Fractionally-spaced adaptively-equalized self-recovering digital receiver for amplitude-Phase modulated signals | Jan 20, 1997 | Issued |
Array
(
[id] => 4021080
[patent_doc_number] => 05889829
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-03-30
[patent_title] => 'Phase locked loop with improved lock time and stability'
[patent_app_type] => 1
[patent_app_number] => 8/779907
[patent_app_country] => US
[patent_app_date] => 1997-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 2837
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/889/05889829.pdf
[firstpage_image] =>[orig_patent_app_number] => 779907
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/779907 | Phase locked loop with improved lock time and stability | Jan 6, 1997 | Issued |
Array
(
[id] => 3972599
[patent_doc_number] => 05901190
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-05-04
[patent_title] => 'Digital delay locked loop circuit using synchronous delay line'
[patent_app_type] => 1
[patent_app_number] => 8/771538
[patent_app_country] => US
[patent_app_date] => 1996-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 3420
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/901/05901190.pdf
[firstpage_image] =>[orig_patent_app_number] => 771538
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/771538 | Digital delay locked loop circuit using synchronous delay line | Dec 22, 1996 | Issued |
Array
(
[id] => 4012403
[patent_doc_number] => 05923715
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-07-13
[patent_title] => 'Digital phase-locked loop circuit'
[patent_app_type] => 1
[patent_app_number] => 8/772008
[patent_app_country] => US
[patent_app_date] => 1996-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 15
[patent_no_of_words] => 7648
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/923/05923715.pdf
[firstpage_image] =>[orig_patent_app_number] => 772008
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/772008 | Digital phase-locked loop circuit | Dec 18, 1996 | Issued |
Array
(
[id] => 4055523
[patent_doc_number] => 05909474
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-06-01
[patent_title] => 'Phase-locked loop system'
[patent_app_type] => 1
[patent_app_number] => 8/768633
[patent_app_country] => US
[patent_app_date] => 1996-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 17
[patent_no_of_words] => 5702
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/909/05909474.pdf
[firstpage_image] =>[orig_patent_app_number] => 768633
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/768633 | Phase-locked loop system | Dec 17, 1996 | Issued |
Array
(
[id] => 4068535
[patent_doc_number] => 05864586
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-01-26
[patent_title] => 'Radio apparatus with offset compensating circuit'
[patent_app_type] => 1
[patent_app_number] => 8/768354
[patent_app_country] => US
[patent_app_date] => 1996-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 6766
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/864/05864586.pdf
[firstpage_image] =>[orig_patent_app_number] => 768354
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/768354 | Radio apparatus with offset compensating circuit | Dec 16, 1996 | Issued |
Array
(
[id] => 3855135
[patent_doc_number] => 05848106
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-12-08
[patent_title] => 'Receiver decoder circuitry, and associated method, for decoding an encoded signal'
[patent_app_type] => 1
[patent_app_number] => 8/767542
[patent_app_country] => US
[patent_app_date] => 1996-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 4751
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/848/05848106.pdf
[firstpage_image] =>[orig_patent_app_number] => 767542
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/767542 | Receiver decoder circuitry, and associated method, for decoding an encoded signal | Dec 15, 1996 | Issued |