
Betsy Lee Deppe
Examiner (ID: 5666, Phone: (571)272-3054 , Office: P/2633 )
| Most Active Art Unit | 2633 |
| Art Unit(s) | 2734, 2614, 2633, 2611, 2634, 2637 |
| Total Applications | 991 |
| Issued Applications | 809 |
| Pending Applications | 82 |
| Abandoned Applications | 108 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 3773716
[patent_doc_number] => 05742637
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-04-21
[patent_title] => 'Fast phase estimation in digital communication systems'
[patent_app_type] => 1
[patent_app_number] => 8/700012
[patent_app_country] => US
[patent_app_date] => 1996-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 4915
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/742/05742637.pdf
[firstpage_image] =>[orig_patent_app_number] => 700012
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/700012 | Fast phase estimation in digital communication systems | Aug 19, 1996 | Issued |
Array
(
[id] => 3668082
[patent_doc_number] => 05659588
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-08-19
[patent_title] => 'Phase-locked loop having filter leakage cancellation circuit'
[patent_app_type] => 1
[patent_app_number] => 8/689905
[patent_app_country] => US
[patent_app_date] => 1996-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3206
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/659/05659588.pdf
[firstpage_image] =>[orig_patent_app_number] => 689905
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/689905 | Phase-locked loop having filter leakage cancellation circuit | Aug 14, 1996 | Issued |
Array
(
[id] => 3900434
[patent_doc_number] => 05724397
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-03-03
[patent_title] => 'Method for synchronizing a receiver'
[patent_app_type] => 1
[patent_app_number] => 8/693132
[patent_app_country] => US
[patent_app_date] => 1996-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 2143
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/724/05724397.pdf
[firstpage_image] =>[orig_patent_app_number] => 693132
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/693132 | Method for synchronizing a receiver | Aug 12, 1996 | Issued |
Array
(
[id] => 3742950
[patent_doc_number] => 05694423
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-12-02
[patent_title] => 'Method and apparatus for detecting and correcting misconvergence of a blind equalizer'
[patent_app_type] => 1
[patent_app_number] => 8/692554
[patent_app_country] => US
[patent_app_date] => 1996-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 3241
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/694/05694423.pdf
[firstpage_image] =>[orig_patent_app_number] => 692554
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/692554 | Method and apparatus for detecting and correcting misconvergence of a blind equalizer | Aug 5, 1996 | Issued |
Array
(
[id] => 4038380
[patent_doc_number] => 05883927
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-03-16
[patent_title] => 'Digital wireless telecommunication device for reduced interference with hearing aids'
[patent_app_type] => 1
[patent_app_number] => 8/690036
[patent_app_country] => US
[patent_app_date] => 1996-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3894
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/883/05883927.pdf
[firstpage_image] =>[orig_patent_app_number] => 690036
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/690036 | Digital wireless telecommunication device for reduced interference with hearing aids | Jul 30, 1996 | Issued |
Array
(
[id] => 3884719
[patent_doc_number] => 05838747
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-11-17
[patent_title] => 'Asynchronous serial data transmission apparatus with edge interrupt operation and timer interrupt operation'
[patent_app_type] => 1
[patent_app_number] => 8/688644
[patent_app_country] => US
[patent_app_date] => 1996-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 25
[patent_no_of_words] => 9134
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/838/05838747.pdf
[firstpage_image] =>[orig_patent_app_number] => 688644
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/688644 | Asynchronous serial data transmission apparatus with edge interrupt operation and timer interrupt operation | Jul 28, 1996 | Issued |
Array
(
[id] => 3826978
[patent_doc_number] => 05812609
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-09-22
[patent_title] => 'Communication intercept device using digital drop receivers in multiple tiers'
[patent_app_type] => 1
[patent_app_number] => 8/674479
[patent_app_country] => US
[patent_app_date] => 1996-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3684
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 245
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/812/05812609.pdf
[firstpage_image] =>[orig_patent_app_number] => 674479
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/674479 | Communication intercept device using digital drop receivers in multiple tiers | Jul 1, 1996 | Issued |
Array
(
[id] => 3833023
[patent_doc_number] => 05790614
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-08-04
[patent_title] => 'Synchronized clock using a non-pullable reference oscillator'
[patent_app_type] => 1
[patent_app_number] => 8/675649
[patent_app_country] => US
[patent_app_date] => 1996-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 21
[patent_no_of_words] => 6887
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/790/05790614.pdf
[firstpage_image] =>[orig_patent_app_number] => 675649
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/675649 | Synchronized clock using a non-pullable reference oscillator | Jul 1, 1996 | Issued |
Array
(
[id] => 3853085
[patent_doc_number] => 05708687
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-01-13
[patent_title] => 'Synchronized clock using a non-pullable reference oscillator'
[patent_app_type] => 1
[patent_app_number] => 8/674422
[patent_app_country] => US
[patent_app_date] => 1996-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 21
[patent_no_of_words] => 6887
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/708/05708687.pdf
[firstpage_image] =>[orig_patent_app_number] => 674422
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/674422 | Synchronized clock using a non-pullable reference oscillator | Jul 1, 1996 | Issued |
Array
(
[id] => 3884412
[patent_doc_number] => 05838726
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-11-17
[patent_title] => 'Method of automatically adjusting the output voltage in a transmission system'
[patent_app_type] => 1
[patent_app_number] => 8/673267
[patent_app_country] => US
[patent_app_date] => 1996-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 4827
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/838/05838726.pdf
[firstpage_image] =>[orig_patent_app_number] => 673267
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/673267 | Method of automatically adjusting the output voltage in a transmission system | Jun 27, 1996 | Issued |
Array
(
[id] => 3743247
[patent_doc_number] => 05694441
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-12-02
[patent_title] => 'Phase synchronizing apparatus, decoder and semiconductor integrated circuit device'
[patent_app_type] => 1
[patent_app_number] => 8/666236
[patent_app_country] => US
[patent_app_date] => 1996-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 15
[patent_no_of_words] => 6432
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 224
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/694/05694441.pdf
[firstpage_image] =>[orig_patent_app_number] => 666236
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/666236 | Phase synchronizing apparatus, decoder and semiconductor integrated circuit device | Jun 19, 1996 | Issued |
Array
(
[id] => 3942068
[patent_doc_number] => 05953386
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-09-14
[patent_title] => 'High speed clock recovery circuit using complimentary dividers'
[patent_app_type] => 1
[patent_app_number] => 8/667150
[patent_app_country] => US
[patent_app_date] => 1996-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 16
[patent_no_of_words] => 3453
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/953/05953386.pdf
[firstpage_image] =>[orig_patent_app_number] => 667150
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/667150 | High speed clock recovery circuit using complimentary dividers | Jun 19, 1996 | Issued |
Array
(
[id] => 4062547
[patent_doc_number] => 05870429
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-02-09
[patent_title] => 'Apparatus method, and software modem for utilizing envelope delay distortion characteristics to determine a symbol rate and a carrier frequency for data transfer'
[patent_app_type] => 1
[patent_app_number] => 8/664757
[patent_app_country] => US
[patent_app_date] => 1996-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 7802
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/870/05870429.pdf
[firstpage_image] =>[orig_patent_app_number] => 664757
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/664757 | Apparatus method, and software modem for utilizing envelope delay distortion characteristics to determine a symbol rate and a carrier frequency for data transfer | Jun 16, 1996 | Issued |
Array
(
[id] => 3639874
[patent_doc_number] => 05687193
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-11-11
[patent_title] => 'Manchester coder/decoder'
[patent_app_type] => 1
[patent_app_number] => 8/665799
[patent_app_country] => US
[patent_app_date] => 1996-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 2477
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/687/05687193.pdf
[firstpage_image] =>[orig_patent_app_number] => 665799
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/665799 | Manchester coder/decoder | Jun 16, 1996 | Issued |
Array
(
[id] => 3875892
[patent_doc_number] => 05793813
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-08-11
[patent_title] => 'Communication system employing space-based and terrestrial telecommunications equipment'
[patent_app_type] => 1
[patent_app_number] => 8/659317
[patent_app_country] => US
[patent_app_date] => 1996-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4504
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/793/05793813.pdf
[firstpage_image] =>[orig_patent_app_number] => 659317
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/659317 | Communication system employing space-based and terrestrial telecommunications equipment | Jun 5, 1996 | Issued |
Array
(
[id] => 3839074
[patent_doc_number] => 05784410
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-07-21
[patent_title] => 'Reception automatic gain control system and method'
[patent_app_type] => 1
[patent_app_number] => 8/657090
[patent_app_country] => US
[patent_app_date] => 1996-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4659
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/784/05784410.pdf
[firstpage_image] =>[orig_patent_app_number] => 657090
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/657090 | Reception automatic gain control system and method | Jun 2, 1996 | Issued |
Array
(
[id] => 3894524
[patent_doc_number] => 05748674
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-05-05
[patent_title] => 'Decision-feedback equalizer for digital communication system'
[patent_app_type] => 1
[patent_app_number] => 8/639924
[patent_app_country] => US
[patent_app_date] => 1996-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 2774
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/748/05748674.pdf
[firstpage_image] =>[orig_patent_app_number] => 639924
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/639924 | Decision-feedback equalizer for digital communication system | Apr 25, 1996 | Issued |
Array
(
[id] => 4065576
[patent_doc_number] => 05933460
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-08-03
[patent_title] => 'Phase detecting method and phase tracking loop circuit for a digital vestigial sideband modulation communication device'
[patent_app_type] => 1
[patent_app_number] => 8/634416
[patent_app_country] => US
[patent_app_date] => 1996-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 5632
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/933/05933460.pdf
[firstpage_image] =>[orig_patent_app_number] => 634416
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/634416 | Phase detecting method and phase tracking loop circuit for a digital vestigial sideband modulation communication device | Apr 17, 1996 | Issued |
Array
(
[id] => 3868867
[patent_doc_number] => 05768326
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-06-16
[patent_title] => 'PLL circuit and method'
[patent_app_type] => 1
[patent_app_number] => 8/631198
[patent_app_country] => US
[patent_app_date] => 1996-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 110
[patent_no_of_words] => 16430
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/768/05768326.pdf
[firstpage_image] =>[orig_patent_app_number] => 631198
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/631198 | PLL circuit and method | Apr 11, 1996 | Issued |
Array
(
[id] => 3868810
[patent_doc_number] => 05706311
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-01-06
[patent_title] => 'Modulator circuit'
[patent_app_type] => 1
[patent_app_number] => 8/631282
[patent_app_country] => US
[patent_app_date] => 1996-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 2046
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/706/05706311.pdf
[firstpage_image] =>[orig_patent_app_number] => 631282
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/631282 | Modulator circuit | Apr 11, 1996 | Issued |