
Bhavesh M. Mehta
Supervisory Patent Examiner (ID: 15292, Phone: (571)272-7453 , Office: P/2665 )
| Most Active Art Unit | 2721 |
| Art Unit(s) | 2621, 2624, 2606, 2714, 2616, 2611, 2625, 2656, 2721, 2665 |
| Total Applications | 656 |
| Issued Applications | 507 |
| Pending Applications | 40 |
| Abandoned Applications | 109 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16738723
[patent_doc_number] => 10964384
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-30
[patent_title] => Method for controlling resistive random-access memory
[patent_app_type] => utility
[patent_app_number] => 16/109802
[patent_app_country] => US
[patent_app_date] => 2018-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 6915
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16109802
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/109802 | Method for controlling resistive random-access memory | Aug 22, 2018 | Issued |
Array
(
[id] => 15548951
[patent_doc_number] => 10574271
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-02-25
[patent_title] => Data storage system and associated method for saving storage space and eliminating data errors
[patent_app_type] => utility
[patent_app_number] => 16/053815
[patent_app_country] => US
[patent_app_date] => 2018-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4150
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16053815
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/053815 | Data storage system and associated method for saving storage space and eliminating data errors | Aug 2, 2018 | Issued |
Array
(
[id] => 17327141
[patent_doc_number] => 11218172
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-04
[patent_title] => Data interleaving device and method in wireless communication system using polar code
[patent_app_type] => utility
[patent_app_number] => 16/637697
[patent_app_country] => US
[patent_app_date] => 2018-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 28767
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16637697
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/637697 | Data interleaving device and method in wireless communication system using polar code | Jul 26, 2018 | Issued |
Array
(
[id] => 14330797
[patent_doc_number] => 10296417
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-21
[patent_title] => Reducing uncorrectable errors based on a history of correctable errors
[patent_app_type] => utility
[patent_app_number] => 16/043362
[patent_app_country] => US
[patent_app_date] => 2018-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 6565
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16043362
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/043362 | Reducing uncorrectable errors based on a history of correctable errors | Jul 23, 2018 | Issued |
Array
(
[id] => 16818704
[patent_doc_number] => 11003531
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-11
[patent_title] => Memory system and operating method thereof
[patent_app_type] => utility
[patent_app_number] => 16/038792
[patent_app_country] => US
[patent_app_date] => 2018-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 7721
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16038792
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/038792 | Memory system and operating method thereof | Jul 17, 2018 | Issued |
Array
(
[id] => 15317045
[patent_doc_number] => 10523243
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-31
[patent_title] => Encoder, associated encoding method, and flash memory controller utilizing divided partial parity blocks for circulant convolution calculations
[patent_app_type] => utility
[patent_app_number] => 16/038147
[patent_app_country] => US
[patent_app_date] => 2018-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5198
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16038147
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/038147 | Encoder, associated encoding method, and flash memory controller utilizing divided partial parity blocks for circulant convolution calculations | Jul 16, 2018 | Issued |
Array
(
[id] => 14629005
[patent_doc_number] => 20190227870
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-25
[patent_title] => STORING CRITICAL DATA AT A MEMORY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/029331
[patent_app_country] => US
[patent_app_date] => 2018-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6902
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16029331
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/029331 | Storing critical data at a memory system | Jul 5, 2018 | Issued |
Array
(
[id] => 16879891
[patent_doc_number] => 11030040
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-08
[patent_title] => Memory device detecting an error in write data during a write operation, memory system including the same, and operating method of memory system
[patent_app_type] => utility
[patent_app_number] => 16/027767
[patent_app_country] => US
[patent_app_date] => 2018-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 7592
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16027767
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/027767 | Memory device detecting an error in write data during a write operation, memory system including the same, and operating method of memory system | Jul 4, 2018 | Issued |
Array
(
[id] => 13797385
[patent_doc_number] => 20190012231
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-10
[patent_title] => MEMORY DEVICE, MEMORY SYSTEM INCLUDING THE SAME, AND OPERATING METHOD OF MEMORY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/027826
[patent_app_country] => US
[patent_app_date] => 2018-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6383
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16027826
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/027826 | Memory device selectively correcting an error in data during a read operation, memory system including the same, and operating method of memory system | Jul 4, 2018 | Issued |
Array
(
[id] => 13880615
[patent_doc_number] => 20190036648
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-31
[patent_title] => DISTRIBUTED SECURE DATA STORAGE AND TRANSMISSION OF STREAMING MEDIA CONTENT
[patent_app_type] => utility
[patent_app_number] => 15/996264
[patent_app_country] => US
[patent_app_date] => 2018-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12966
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15996264
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/996264 | DISTRIBUTED SECURE DATA STORAGE AND TRANSMISSION OF STREAMING MEDIA CONTENT | May 31, 2018 | Abandoned |
Array
(
[id] => 13436715
[patent_doc_number] => 20180269900
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-20
[patent_title] => Decoding Method and Decoder for Low-Density Parity-Check Code
[patent_app_type] => utility
[patent_app_number] => 15/982503
[patent_app_country] => US
[patent_app_date] => 2018-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11967
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 245
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15982503
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/982503 | Decoding method and decoder for low-density parity-check code | May 16, 2018 | Issued |
Array
(
[id] => 13406481
[patent_doc_number] => 20180254783
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-06
[patent_title] => DATA PROCESSING DEVICE AND DATA PROCESSING METHOD FOR IMPROVING RESISTANCE TO ERROR OF DATA
[patent_app_type] => utility
[patent_app_number] => 15/971706
[patent_app_country] => US
[patent_app_date] => 2018-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 38515
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15971706
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/971706 | Data processing device and data processing method for improving resistance to error of data | May 3, 2018 | Issued |
Array
(
[id] => 14147929
[patent_doc_number] => 10254336
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-09
[patent_title] => Iterative N-detect based logic diagnostic technique
[patent_app_type] => utility
[patent_app_number] => 15/970375
[patent_app_country] => US
[patent_app_date] => 2018-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8665
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15970375
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/970375 | Iterative N-detect based logic diagnostic technique | May 2, 2018 | Issued |
Array
(
[id] => 16200697
[patent_doc_number] => 10725860
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-28
[patent_title] => Storage system and method for handling a burst of errors
[patent_app_type] => utility
[patent_app_number] => 15/968468
[patent_app_country] => US
[patent_app_date] => 2018-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 31
[patent_no_of_words] => 23215
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15968468
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/968468 | Storage system and method for handling a burst of errors | Apr 30, 2018 | Issued |
Array
(
[id] => 15031853
[patent_doc_number] => 20190326931
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-24
[patent_title] => LOW-DENSITY PARITY CHECK DECODERS AND METHODS THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/961529
[patent_app_country] => US
[patent_app_date] => 2018-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9117
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15961529
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/961529 | LOW-DENSITY PARITY CHECK DECODERS AND METHODS THEREOF | Apr 23, 2018 | Abandoned |
Array
(
[id] => 13365151
[patent_doc_number] => 20180234116
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-16
[patent_title] => VIDEO DATA REDUNDANCY CONTROL METHOD AND APPARATUS
[patent_app_type] => utility
[patent_app_number] => 15/955315
[patent_app_country] => US
[patent_app_date] => 2018-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9736
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15955315
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/955315 | Method and apparatus for encoding packets using video data redundancy control information | Apr 16, 2018 | Issued |
Array
(
[id] => 15476657
[patent_doc_number] => 10554224
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-02-04
[patent_title] => Method and apparatus for processing data with polar encoding
[patent_app_type] => utility
[patent_app_number] => 15/924291
[patent_app_country] => US
[patent_app_date] => 2018-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 8677
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15924291
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/924291 | Method and apparatus for processing data with polar encoding | Mar 18, 2018 | Issued |
Array
(
[id] => 13436949
[patent_doc_number] => 20180270017
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-20
[patent_title] => DISTRIBUTED FEEDBACK ARCHITECTURE FOR POLAR DECODING
[patent_app_type] => utility
[patent_app_number] => 15/920276
[patent_app_country] => US
[patent_app_date] => 2018-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17106
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15920276
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/920276 | Distributed feedback architecture for polar decoding | Mar 12, 2018 | Issued |
Array
(
[id] => 16818701
[patent_doc_number] => 11003528
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-11
[patent_title] => Memory system including an error correction function
[patent_app_type] => utility
[patent_app_number] => 15/919809
[patent_app_country] => US
[patent_app_date] => 2018-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 9912
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 246
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15919809
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/919809 | Memory system including an error correction function | Mar 12, 2018 | Issued |
Array
(
[id] => 13578859
[patent_doc_number] => 20180340978
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-29
[patent_title] => CONTENT ADDRESSABLE MEMORY
[patent_app_type] => utility
[patent_app_number] => 15/916016
[patent_app_country] => US
[patent_app_date] => 2018-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13585
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15916016
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/916016 | Content addressable memory | Mar 7, 2018 | Issued |