
Bhavesh M. Mehta
Supervisory Patent Examiner (ID: 15292, Phone: (571)272-7453 , Office: P/2665 )
| Most Active Art Unit | 2721 |
| Art Unit(s) | 2621, 2624, 2606, 2714, 2616, 2611, 2625, 2656, 2721, 2665 |
| Total Applications | 656 |
| Issued Applications | 507 |
| Pending Applications | 40 |
| Abandoned Applications | 109 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11837932
[patent_doc_number] => 20170219651
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-03
[patent_title] => 'ITERATIVE N-DETECT BASED LOGIC DIAGNOSTIC TECHNIQUE'
[patent_app_type] => utility
[patent_app_number] => 15/010591
[patent_app_country] => US
[patent_app_date] => 2016-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8834
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15010591
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/010591 | Iterative N-detect based logic diagnostic technique | Jan 28, 2016 | Issued |
Array
(
[id] => 11838694
[patent_doc_number] => 20170220414
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-03
[patent_title] => 'Multi-Dimensional Parity Checker (MDPC) Systems And Related Methods For External Memories'
[patent_app_type] => utility
[patent_app_number] => 15/008973
[patent_app_country] => US
[patent_app_date] => 2016-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6662
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15008973
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/008973 | Multi-dimensional parity checker (MDPC) systems and related methods for external memories | Jan 27, 2016 | Issued |
Array
(
[id] => 11931611
[patent_doc_number] => 09798612
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-10-24
[patent_title] => 'Artifact correction using neural networks'
[patent_app_type] => utility
[patent_app_number] => 14/996035
[patent_app_country] => US
[patent_app_date] => 2016-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5363
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 224
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14996035
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/996035 | Artifact correction using neural networks | Jan 13, 2016 | Issued |
Array
(
[id] => 12096175
[patent_doc_number] => 20170353268
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-07
[patent_title] => 'OPTICAL TRANSCEIVER USING FEC, OPTICAL TRANSCEIVING SYSTEM COMPRISING SAME, AND REMOTE OPTICAL WAVELENGTH CONTROL METHOD'
[patent_app_type] => utility
[patent_app_number] => 15/534461
[patent_app_country] => US
[patent_app_date] => 2015-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5653
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15534461
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/534461 | Optical transceiver using FEC, optical transceiving system comprising same, and remote optical wavelength control method | Dec 10, 2015 | Issued |
Array
(
[id] => 13891525
[patent_doc_number] => 10198310
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-02-05
[patent_title] => Providing error correcting code (ECC) capability for memory
[patent_app_type] => utility
[patent_app_number] => 14/940023
[patent_app_country] => US
[patent_app_date] => 2015-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 7524
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 264
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14940023
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/940023 | Providing error correcting code (ECC) capability for memory | Nov 11, 2015 | Issued |
Array
(
[id] => 11531045
[patent_doc_number] => 20170091023
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-30
[patent_title] => 'REDUCING UNCORRECTABLE ERRORS BASED ON A HISTORY OF CORRECTABLE ERRORS'
[patent_app_type] => utility
[patent_app_number] => 14/870347
[patent_app_country] => US
[patent_app_date] => 2015-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6557
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14870347
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/870347 | Reducing uncorrectable errors based on a history of correctable errors | Sep 29, 2015 | Issued |
Array
(
[id] => 10748161
[patent_doc_number] => 20160094312
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-31
[patent_title] => 'Confirming Data Accuracy in a Distributed Control System'
[patent_app_type] => utility
[patent_app_number] => 14/870538
[patent_app_country] => US
[patent_app_date] => 2015-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 18933
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14870538
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/870538 | Confirming data accuracy in a distributed control system | Sep 29, 2015 | Issued |
Array
(
[id] => 11830534
[patent_doc_number] => 09727275
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-08-08
[patent_title] => 'Coordinating storage of data in dispersed storage networks'
[patent_app_type] => utility
[patent_app_number] => 14/869240
[patent_app_country] => US
[patent_app_date] => 2015-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 54
[patent_figures_cnt] => 58
[patent_no_of_words] => 43359
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 251
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14869240
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/869240 | Coordinating storage of data in dispersed storage networks | Sep 28, 2015 | Issued |
Array
(
[id] => 12459345
[patent_doc_number] => 09985656
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-05-29
[patent_title] => Generating ECC values for byte-write capable registers
[patent_app_type] => utility
[patent_app_number] => 14/868544
[patent_app_country] => US
[patent_app_date] => 2015-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 7894
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14868544
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/868544 | Generating ECC values for byte-write capable registers | Sep 28, 2015 | Issued |
Array
(
[id] => 10748097
[patent_doc_number] => 20160094248
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-31
[patent_title] => 'DC-FREE NYQUIST-FREE ERROR CORRECTING LINE CODING'
[patent_app_type] => utility
[patent_app_number] => 14/868140
[patent_app_country] => US
[patent_app_date] => 2015-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 12406
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14868140
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/868140 | DC-free nyquist-free error correcting line coding | Sep 27, 2015 | Issued |
Array
(
[id] => 11531044
[patent_doc_number] => 20170091022
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-30
[patent_title] => 'Techniques to Recover Data Using Exclusive OR (XOR) Parity Information'
[patent_app_type] => utility
[patent_app_number] => 14/866291
[patent_app_country] => US
[patent_app_date] => 2015-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9953
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14866291
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/866291 | Techniques to recover data using exclusive OR (XOR) parity information | Sep 24, 2015 | Issued |
Array
(
[id] => 13668933
[patent_doc_number] => 10164655
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-25
[patent_title] => Cache oblivious algorithm for butterfly code
[patent_app_type] => utility
[patent_app_number] => 14/865411
[patent_app_country] => US
[patent_app_date] => 2015-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 9318
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 227
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14865411
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/865411 | Cache oblivious algorithm for butterfly code | Sep 24, 2015 | Issued |
Array
(
[id] => 13029241
[patent_doc_number] => 10037240
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-31
[patent_title] => Timestamp repair mechanism in case of decompression failure
[patent_app_type] => utility
[patent_app_number] => 14/864685
[patent_app_country] => US
[patent_app_date] => 2015-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 9327
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14864685
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/864685 | Timestamp repair mechanism in case of decompression failure | Sep 23, 2015 | Issued |
Array
(
[id] => 10665797
[patent_doc_number] => 20160011941
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-01-14
[patent_title] => 'ENABLING EFFICIENT RECOVERY FROM MULTIPLE FAILURES TOGETHER WITH ONE LATENT ERROR IN A STORAGE ARRAY'
[patent_app_type] => utility
[patent_app_number] => 14/860742
[patent_app_country] => US
[patent_app_date] => 2015-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 9150
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14860742
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/860742 | Enabling efficient recovery from multiple failures together with one latent error in a storage array | Sep 21, 2015 | Issued |
Array
(
[id] => 11884475
[patent_doc_number] => 09755665
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-09-05
[patent_title] => 'Systems and methods for an iterative decoding scheme'
[patent_app_type] => utility
[patent_app_number] => 14/855829
[patent_app_country] => US
[patent_app_date] => 2015-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 5335
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14855829
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/855829 | Systems and methods for an iterative decoding scheme | Sep 15, 2015 | Issued |
Array
(
[id] => 11996218
[patent_doc_number] => 20170300372
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-19
[patent_title] => 'METHOD AND APPARATUS FOR THE DETECTION OF FAULTS IN DATA COMPUTATIONS'
[patent_app_type] => utility
[patent_app_number] => 15/508513
[patent_app_country] => US
[patent_app_date] => 2015-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 17690
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15508513
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/508513 | METHOD AND APPARATUS FOR THE DETECTION OF FAULTS IN DATA COMPUTATIONS | Sep 1, 2015 | Abandoned |
Array
(
[id] => 11770159
[patent_doc_number] => 09378847
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-06-28
[patent_title] => 'Systems and methods involving managing a problematic memory cell'
[patent_app_type] => utility
[patent_app_number] => 14/843728
[patent_app_country] => US
[patent_app_date] => 2015-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 6053
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14843728
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/843728 | Systems and methods involving managing a problematic memory cell | Sep 1, 2015 | Issued |
Array
(
[id] => 12459342
[patent_doc_number] => 09985655
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-05-29
[patent_title] => Generating ECC values for byte-write capable registers
[patent_app_type] => utility
[patent_app_number] => 14/842563
[patent_app_country] => US
[patent_app_date] => 2015-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 8057
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14842563
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/842563 | Generating ECC values for byte-write capable registers | Aug 31, 2015 | Issued |
Array
(
[id] => 10478243
[patent_doc_number] => 20150363260
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-17
[patent_title] => 'DATA BUS INVERSION USABLE IN A MEMORY SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 14/833876
[patent_app_country] => US
[patent_app_date] => 2015-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5405
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14833876
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/833876 | Encoding data in a modified-memory system | Aug 23, 2015 | Issued |
Array
(
[id] => 10827068
[patent_doc_number] => 20160173238
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-06-16
[patent_title] => 'METHOD FOR REDELIVERING A SUBSET OF MESSAGES IN A PACKET TO A RECEIVER APPLICATION'
[patent_app_type] => utility
[patent_app_number] => 14/831289
[patent_app_country] => US
[patent_app_date] => 2015-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4553
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14831289
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/831289 | Method for redelivering a subset of messages in a packet to a receiver application | Aug 19, 2015 | Issued |