Blaine R Copenheaver
Supervisory Patent Examiner (ID: 13911, Phone: (571)272-1156 , Office: P/3901 )
Most Active Art Unit | 1700 |
Art Unit(s) | 1314, 1771, 1754, 1724, 1732, 1504, 1722, 1700 |
Total Applications | 66438 |
Issued Applications | 398 |
Pending Applications | 64910 |
Abandoned Applications | 84 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 16644370
[patent_doc_number] => 10922227
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-16
[patent_title] => Resource-specific flushes and invalidations of cache and memory fabric structures
[patent_app_type] => utility
[patent_app_number] => 16/114593
[patent_app_country] => US
[patent_app_date] => 2018-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 37
[patent_no_of_words] => 28971
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16114593
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/114593 | Resource-specific flushes and invalidations of cache and memory fabric structures | Aug 27, 2018 | Issued |
Array
(
[id] => 13905885
[patent_doc_number] => 20190042147
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-07
[patent_title] => DATA STORAGE DEVICE AND DATA PROCESSING SYSTEM HAVING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/059564
[patent_app_country] => US
[patent_app_date] => 2018-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18637
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16059564
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/059564 | Data storage device and data processing system having the same | Aug 8, 2018 | Issued |
Array
(
[id] => 16338219
[patent_doc_number] => 10789176
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-29
[patent_title] => Technologies for a least recently used cache replacement policy using vector instructions
[patent_app_type] => utility
[patent_app_number] => 16/059147
[patent_app_country] => US
[patent_app_date] => 2018-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 10700
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 237
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16059147
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/059147 | Technologies for a least recently used cache replacement policy using vector instructions | Aug 8, 2018 | Issued |
Array
(
[id] => 14443393
[patent_doc_number] => 20190179569
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-13
[patent_title] => DATA STORAGE DEVICE AND DATA STORAGE METHOD
[patent_app_type] => utility
[patent_app_number] => 16/052846
[patent_app_country] => US
[patent_app_date] => 2018-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3871
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16052846
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/052846 | DATA STORAGE DEVICE AND DATA STORAGE METHOD | Aug 1, 2018 | Abandoned |
Array
(
[id] => 16520705
[patent_doc_number] => 10871920
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-22
[patent_title] => Storage device and computer system
[patent_app_type] => utility
[patent_app_number] => 16/047205
[patent_app_country] => US
[patent_app_date] => 2018-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 22
[patent_no_of_words] => 19203
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16047205
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/047205 | Storage device and computer system | Jul 26, 2018 | Issued |
Array
(
[id] => 13905801
[patent_doc_number] => 20190042105
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-07
[patent_title] => HIGH-THROUGHPUT LOW-LATENCY HYBRID MEMORY MODULE
[patent_app_type] => utility
[patent_app_number] => 16/042374
[patent_app_country] => US
[patent_app_date] => 2018-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13574
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16042374
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/042374 | High-throughput low-latency hybrid memory module | Jul 22, 2018 | Issued |
Array
(
[id] => 13540613
[patent_doc_number] => 20180321853
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-08
[patent_title] => SPECULATIVELY PERFORMING MEMORY MOVE REQUESTS WITH RESPECT TO A BARRIER
[patent_app_type] => utility
[patent_app_number] => 16/039960
[patent_app_country] => US
[patent_app_date] => 2018-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 30420
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16039960
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/039960 | Speculatively performing memory move requests with respect to a barrier | Jul 18, 2018 | Issued |
Array
(
[id] => 13540671
[patent_doc_number] => 20180321882
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-08
[patent_title] => HARDWARE SYSTEM FOR DATA CONVERSION AND STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/033193
[patent_app_country] => US
[patent_app_date] => 2018-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2608
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16033193
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/033193 | Hardware system for data conversion and storage device | Jul 10, 2018 | Issued |
Array
(
[id] => 16600238
[patent_doc_number] => 20210026769
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-28
[patent_title] => TECHNIQUES TO SUPPORT A HOLISTIC VIEW OF CACHE CLASS OF SERVICE FOR A PROCESSOR CACHE
[patent_app_type] => utility
[patent_app_number] => 17/042037
[patent_app_country] => US
[patent_app_date] => 2018-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9691
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17042037
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/042037 | Techniques to support a holistic view of cache class of service for a processor cache | Jun 28, 2018 | Issued |
Array
(
[id] => 13906427
[patent_doc_number] => 20190042418
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-07
[patent_title] => POWER BUTTON OVERRIDE FOR PERSISTENT MEMORY ENABLED PLATFORMS
[patent_app_type] => utility
[patent_app_number] => 16/024672
[patent_app_country] => US
[patent_app_date] => 2018-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5822
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16024672
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/024672 | Power button override for persistent memory enabled platforms | Jun 28, 2018 | Issued |
Array
(
[id] => 14347525
[patent_doc_number] => 20190155735
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-23
[patent_title] => Data Software System Assist
[patent_app_type] => utility
[patent_app_number] => 16/024728
[patent_app_country] => US
[patent_app_date] => 2018-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8603
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -33
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16024728
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/024728 | Data Software System Assist | Jun 28, 2018 | Abandoned |
Array
(
[id] => 15670237
[patent_doc_number] => 10599345
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-24
[patent_title] => Memory device that writes data into a block based on time passage since erasure of data from the block
[patent_app_type] => utility
[patent_app_number] => 16/021076
[patent_app_country] => US
[patent_app_date] => 2018-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 16
[patent_no_of_words] => 9253
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 33
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16021076
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/021076 | Memory device that writes data into a block based on time passage since erasure of data from the block | Jun 27, 2018 | Issued |
Array
(
[id] => 15982199
[patent_doc_number] => 10671427
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-02
[patent_title] => Snapshot isolation in graphical processing unit hardware transactional memory
[patent_app_type] => utility
[patent_app_number] => 16/016127
[patent_app_country] => US
[patent_app_date] => 2018-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 20
[patent_no_of_words] => 10332
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16016127
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/016127 | Snapshot isolation in graphical processing unit hardware transactional memory | Jun 21, 2018 | Issued |
Array
(
[id] => 15106079
[patent_doc_number] => 10474364
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-12
[patent_title] => Memory control device and method
[patent_app_type] => utility
[patent_app_number] => 16/016134
[patent_app_country] => US
[patent_app_date] => 2018-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4106
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16016134
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/016134 | Memory control device and method | Jun 21, 2018 | Issued |
Array
(
[id] => 16145369
[patent_doc_number] => 10705754
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-07
[patent_title] => Zero-data loss recovery for active-active sites configurations
[patent_app_type] => utility
[patent_app_number] => 16/015442
[patent_app_country] => US
[patent_app_date] => 2018-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9393
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16015442
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/015442 | Zero-data loss recovery for active-active sites configurations | Jun 21, 2018 | Issued |
Array
(
[id] => 16675764
[patent_doc_number] => 20210064530
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-04
[patent_title] => COHERENT NODE CONTROLLER
[patent_app_type] => utility
[patent_app_number] => 16/644032
[patent_app_country] => US
[patent_app_date] => 2018-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2185
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16644032
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/644032 | Coherent node controller | Jun 3, 2018 | Issued |
Array
(
[id] => 15182053
[patent_doc_number] => 20190361618
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-28
[patent_title] => MAINTAINING CONTAINER TO STORAGE VOLUME RELATIONS
[patent_app_type] => utility
[patent_app_number] => 15/986706
[patent_app_country] => US
[patent_app_date] => 2018-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10273
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15986706
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/986706 | Maintaining container to storage volume relations | May 21, 2018 | Issued |
Array
(
[id] => 14235379
[patent_doc_number] => 20190129862
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-02
[patent_title] => MEMORY SYSTEM AND METHOD FOR CONTROLLING NONVOLATILE MEMORY
[patent_app_type] => utility
[patent_app_number] => 15/984703
[patent_app_country] => US
[patent_app_date] => 2018-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 26979
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15984703
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/984703 | Memory system and method for controlling nonvolatile memory | May 20, 2018 | Issued |
Array
(
[id] => 15090187
[patent_doc_number] => 20190339904
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-07
[patent_title] => SOLID STATE DRIVE USING TWO-LEVEL INDIRECTION ARCHITECTURE
[patent_app_type] => utility
[patent_app_number] => 15/971869
[patent_app_country] => US
[patent_app_date] => 2018-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4479
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15971869
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/971869 | Solid state drive using two-level indirection architecture | May 3, 2018 | Issued |
Array
(
[id] => 15090119
[patent_doc_number] => 20190339870
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-07
[patent_title] => CASCADING SNAPSHOT CREATION IN A NATIVE REPLICATION 3-SITE CONFIGURATION
[patent_app_type] => utility
[patent_app_number] => 15/971153
[patent_app_country] => US
[patent_app_date] => 2018-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5261
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15971153
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/971153 | Cascading snapshot creation in a native replication 3-site configuration | May 3, 2018 | Issued |