Blair M Johnson
Examiner (ID: 2087, Phone: (571)272-6830 , Office: P/3634 )
Most Active Art Unit | 3634 |
Art Unit(s) | 3509, 3505, 3623, 3634 |
Total Applications | 3198 |
Issued Applications | 2324 |
Pending Applications | 84 |
Abandoned Applications | 790 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 17032894
[patent_doc_number] => 11094712
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-17
[patent_title] => Three-dimensional memory device with support structures in slit structures and method for forming the same
[patent_app_type] => utility
[patent_app_number] => 16/670579
[patent_app_country] => US
[patent_app_date] => 2019-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 31
[patent_no_of_words] => 12158
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16670579
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/670579 | Three-dimensional memory device with support structures in slit structures and method for forming the same | Oct 30, 2019 | Issued |
Array
(
[id] => 15841431
[patent_doc_number] => 20200135998
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-30
[patent_title] => LIGHT EMITTING DEVICE, LIGHT EMITTING MODULE, METHOD OF MANUFACTURING LIGHT EMITTING DEVICE, AND METHOD OF MANUFACTURING LIGHT EMITTING MODULE
[patent_app_type] => utility
[patent_app_number] => 16/670539
[patent_app_country] => US
[patent_app_date] => 2019-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12297
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16670539
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/670539 | Light emitting device, light emitting module, method of manufacturing light emitting device, and method of manufacturing light emitting module | Oct 30, 2019 | Issued |
Array
(
[id] => 16668630
[patent_doc_number] => 10937889
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-02
[patent_title] => Forming thermally stable salicide for salicide first contacts
[patent_app_type] => utility
[patent_app_number] => 16/662782
[patent_app_country] => US
[patent_app_date] => 2019-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 7359
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16662782
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/662782 | Forming thermally stable salicide for salicide first contacts | Oct 23, 2019 | Issued |
Array
(
[id] => 16835386
[patent_doc_number] => 11011648
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-18
[patent_title] => Semiconductor device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 16/658196
[patent_app_country] => US
[patent_app_date] => 2019-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 69
[patent_figures_cnt] => 163
[patent_no_of_words] => 51803
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16658196
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/658196 | Semiconductor device and manufacturing method thereof | Oct 20, 2019 | Issued |
Array
(
[id] => 17247206
[patent_doc_number] => 20210366951
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-25
[patent_title] => TFT ARRAY SUBSTRATE, FABRICATING METHOD THEREOF, AND DISPLAY PANEL THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/624789
[patent_app_country] => US
[patent_app_date] => 2019-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2728
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16624789
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/624789 | TFT array substrate, fabricating method thereof, and display panel thereof | Oct 17, 2019 | Issued |
Array
(
[id] => 17381226
[patent_doc_number] => 11239259
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-01
[patent_title] => Substrate, manufacturing method thereof and transparent display device
[patent_app_type] => utility
[patent_app_number] => 16/649854
[patent_app_country] => US
[patent_app_date] => 2019-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 7137
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 286
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16649854
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/649854 | Substrate, manufacturing method thereof and transparent display device | Oct 14, 2019 | Issued |
Array
(
[id] => 17529981
[patent_doc_number] => 11302681
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-12
[patent_title] => Display device and method of manufacturing thereof
[patent_app_type] => utility
[patent_app_number] => 16/617685
[patent_app_country] => US
[patent_app_date] => 2019-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 4403
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16617685
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/617685 | Display device and method of manufacturing thereof | Sep 19, 2019 | Issued |
Array
(
[id] => 16715658
[patent_doc_number] => 20210082805
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-18
[patent_title] => VIA CONTACT PATTERNING METHOD TO INCREASE EDGE PLACEMENT ERROR MARGIN
[patent_app_type] => utility
[patent_app_number] => 16/574308
[patent_app_country] => US
[patent_app_date] => 2019-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13625
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16574308
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/574308 | Via contact patterning method to increase edge placement error margin | Sep 17, 2019 | Issued |
Array
(
[id] => 16684432
[patent_doc_number] => 10943923
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-09
[patent_title] => Integrated circuits and semiconductor device including standard cell
[patent_app_type] => utility
[patent_app_number] => 16/574339
[patent_app_country] => US
[patent_app_date] => 2019-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 14
[patent_no_of_words] => 9040
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16574339
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/574339 | Integrated circuits and semiconductor device including standard cell | Sep 17, 2019 | Issued |
Array
(
[id] => 17825860
[patent_doc_number] => 11430815
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-30
[patent_title] => Metal wiring film and method of fabricating thereof, thin film transistor
[patent_app_type] => utility
[patent_app_number] => 16/631203
[patent_app_country] => US
[patent_app_date] => 2019-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 3371
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16631203
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/631203 | Metal wiring film and method of fabricating thereof, thin film transistor | Sep 16, 2019 | Issued |
Array
(
[id] => 16773992
[patent_doc_number] => 10985113
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-20
[patent_title] => Display substrate, display panel and display device
[patent_app_type] => utility
[patent_app_number] => 16/651495
[patent_app_country] => US
[patent_app_date] => 2019-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 3193
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16651495
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/651495 | Display substrate, display panel and display device | Sep 5, 2019 | Issued |
Array
(
[id] => 16880902
[patent_doc_number] => 11031058
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-08
[patent_title] => Spin-transfer torque magnetoresistive memory device with a free layer stack including multiple spacers and methods of making the same
[patent_app_type] => utility
[patent_app_number] => 16/558552
[patent_app_country] => US
[patent_app_date] => 2019-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8184
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16558552
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/558552 | Spin-transfer torque magnetoresistive memory device with a free layer stack including multiple spacers and methods of making the same | Sep 2, 2019 | Issued |
Array
(
[id] => 15274231
[patent_doc_number] => 20190385850
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-19
[patent_title] => CAPPED ALD FILMS FOR DOPING FIN-SHAPED CHANNEL REGIONS OF 3-D IC TRANSISTORS
[patent_app_type] => utility
[patent_app_number] => 16/556122
[patent_app_country] => US
[patent_app_date] => 2019-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13479
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16556122
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/556122 | Capped ALD films for doping fin-shaped channel regions of 3-D IC transistors | Aug 28, 2019 | Issued |
Array
(
[id] => 16773903
[patent_doc_number] => 10985024
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-20
[patent_title] => Simultaneous hydrophilization of photoresist and metal surface preparation: methods, systems, and products
[patent_app_type] => utility
[patent_app_number] => 16/552314
[patent_app_country] => US
[patent_app_date] => 2019-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 16
[patent_no_of_words] => 6377
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16552314
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/552314 | Simultaneous hydrophilization of photoresist and metal surface preparation: methods, systems, and products | Aug 26, 2019 | Issued |
Array
(
[id] => 17319028
[patent_doc_number] => 20210408078
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-30
[patent_title] => Electronic Device Substrate, Manufacturing Method Thereof, and Electronic Device
[patent_app_type] => utility
[patent_app_number] => 16/959398
[patent_app_country] => US
[patent_app_date] => 2019-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15365
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16959398
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/959398 | Electronic device substrate, manufacturing method thereof, and electronic device | Aug 26, 2019 | Issued |
Array
(
[id] => 15218237
[patent_doc_number] => 20190371805
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-05
[patent_title] => COMPACT NON-VOLATILE MEMORY DEVICE OF THE TYPE WITH CHARGE TRAPPING IN A DIELECTRIC INTERFACE
[patent_app_type] => utility
[patent_app_number] => 16/542511
[patent_app_country] => US
[patent_app_date] => 2019-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4263
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16542511
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/542511 | Compact non-volatile memory device of the type with charge trapping in a dielectric interface | Aug 15, 2019 | Issued |
Array
(
[id] => 16631636
[patent_doc_number] => 20210050289
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-18
[patent_title] => HYBRID GLASS CORE FOR WAFER LEVEL AND PANEL LEVEL PACKAGING APPLICATIONS
[patent_app_type] => utility
[patent_app_number] => 16/539254
[patent_app_country] => US
[patent_app_date] => 2019-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6300
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16539254
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/539254 | HYBRID GLASS CORE FOR WAFER LEVEL AND PANEL LEVEL PACKAGING APPLICATIONS | Aug 12, 2019 | Pending |
Array
(
[id] => 16386476
[patent_doc_number] => 10811321
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-20
[patent_title] => Semiconductor device with contracted isolation feature
[patent_app_type] => utility
[patent_app_number] => 16/532067
[patent_app_country] => US
[patent_app_date] => 2019-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 8102
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16532067
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/532067 | Semiconductor device with contracted isolation feature | Aug 4, 2019 | Issued |
Array
(
[id] => 16293507
[patent_doc_number] => 10770362
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-09-08
[patent_title] => Dispersion model for band gap tracking
[patent_app_type] => utility
[patent_app_number] => 16/529495
[patent_app_country] => US
[patent_app_date] => 2019-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 7075
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16529495
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/529495 | Dispersion model for band gap tracking | Jul 31, 2019 | Issued |
Array
(
[id] => 15123627
[patent_doc_number] => 20190348447
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-14
[patent_title] => THIN FILM TRANSISTOR ARRAY SUBSTRATE AND FABRICATING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/524606
[patent_app_country] => US
[patent_app_date] => 2019-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16304
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16524606
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/524606 | Thin film transistor array substrate and fabricating method thereof | Jul 28, 2019 | Issued |