
Blair M. Johnson
Examiner (ID: 4242, Phone: (571)272-6830 , Office: P/3634 )
| Most Active Art Unit | 3634 |
| Art Unit(s) | 3634, 3505, 3623, 3509 |
| Total Applications | 3198 |
| Issued Applications | 2330 |
| Pending Applications | 84 |
| Abandoned Applications | 790 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19008866
[patent_doc_number] => 20240072937
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-29
[patent_title] => SYSTEMS AND METHODS FOR IMPROVED DETECTION OF SIGNAL IN WIRELESS SYSTEM
[patent_app_type] => utility
[patent_app_number] => 17/893978
[patent_app_country] => US
[patent_app_date] => 2022-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2807
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17893978
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/893978 | Systems and methods for improved detection of signal in wireless system | Aug 22, 2022 | Issued |
Array
(
[id] => 19259460
[patent_doc_number] => 12019514
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-25
[patent_title] => Handling non-correctable errors
[patent_app_type] => utility
[patent_app_number] => 17/888590
[patent_app_country] => US
[patent_app_date] => 2022-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 8791
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17888590
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/888590 | Handling non-correctable errors | Aug 15, 2022 | Issued |
Array
(
[id] => 18527713
[patent_doc_number] => 11714704
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-01
[patent_title] => Modified checksum using a poison data pattern
[patent_app_type] => utility
[patent_app_number] => 17/887936
[patent_app_country] => US
[patent_app_date] => 2022-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 8432
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17887936
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/887936 | Modified checksum using a poison data pattern | Aug 14, 2022 | Issued |
Array
(
[id] => 18224500
[patent_doc_number] => 20230063494
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-02
[patent_title] => INDICATING VALID MEMORY ACCESS OPERATIONS
[patent_app_type] => utility
[patent_app_number] => 17/883237
[patent_app_country] => US
[patent_app_date] => 2022-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19472
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -28
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17883237
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/883237 | Indicating valid memory access operations | Aug 7, 2022 | Issued |
Array
(
[id] => 18145154
[patent_doc_number] => 20230019009
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => Data Gating Using Scan Enable Pin
[patent_app_type] => utility
[patent_app_number] => 17/882657
[patent_app_country] => US
[patent_app_date] => 2022-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7736
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17882657
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/882657 | Data gating using scan enable pin | Aug 7, 2022 | Issued |
Array
(
[id] => 18007083
[patent_doc_number] => 20220365849
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-17
[patent_title] => ACCESSING ERROR STATISTICS FROM DRAM MEMORIES HAVING INTEGRATED ERROR CORRECTION
[patent_app_type] => utility
[patent_app_number] => 17/878149
[patent_app_country] => US
[patent_app_date] => 2022-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2841
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17878149
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/878149 | Accessing error statistics from dram memories having integrated error correction | Jul 31, 2022 | Issued |
Array
(
[id] => 20132787
[patent_doc_number] => 12375105
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-29
[patent_title] => Device and method for encoding or decoding messages by means of a polar code
[patent_app_type] => utility
[patent_app_number] => 17/875082
[patent_app_country] => US
[patent_app_date] => 2022-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 554
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17875082
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/875082 | Device and method for encoding or decoding messages by means of a polar code | Jul 26, 2022 | Issued |
Array
(
[id] => 18676874
[patent_doc_number] => 20230314507
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-05
[patent_title] => INFORMATION PROCESSING APPARATUS AND INFORMATION PROCESSING METHOD
[patent_app_type] => utility
[patent_app_number] => 17/874294
[patent_app_country] => US
[patent_app_date] => 2022-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4757
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17874294
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/874294 | Information processing apparatus and information processing method | Jul 26, 2022 | Issued |
Array
(
[id] => 18164654
[patent_doc_number] => 20230031250
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-02
[patent_title] => Scan Testing in a Processor
[patent_app_type] => utility
[patent_app_number] => 17/814393
[patent_app_country] => US
[patent_app_date] => 2022-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15735
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17814393
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/814393 | Scan testing in a processor | Jul 21, 2022 | Issued |
Array
(
[id] => 19197327
[patent_doc_number] => 11994559
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-28
[patent_title] => Tests for integrated circuit (IC) chips
[patent_app_type] => utility
[patent_app_number] => 17/871205
[patent_app_country] => US
[patent_app_date] => 2022-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 10575
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17871205
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/871205 | Tests for integrated circuit (IC) chips | Jul 21, 2022 | Issued |
Array
(
[id] => 18925449
[patent_doc_number] => 20240028453
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-25
[patent_title] => PROVIDING CACHE LINE METADATA OVER MULTIPLE CACHE LINES
[patent_app_type] => utility
[patent_app_number] => 17/869963
[patent_app_country] => US
[patent_app_date] => 2022-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4603
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17869963
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/869963 | Providing cache line metadata over multiple cache lines | Jul 20, 2022 | Issued |
Array
(
[id] => 18605941
[patent_doc_number] => 11747400
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-05
[patent_title] => Method of converting a serial vector format (SVF) file to a vector compatible with a semiconductor testing system
[patent_app_type] => utility
[patent_app_number] => 17/869186
[patent_app_country] => US
[patent_app_date] => 2022-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 26
[patent_no_of_words] => 6940
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17869186
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/869186 | Method of converting a serial vector format (SVF) file to a vector compatible with a semiconductor testing system | Jul 19, 2022 | Issued |
Array
(
[id] => 17985749
[patent_doc_number] => 20220351786
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-03
[patent_title] => MITIGATING A VOLTAGE CONDITION OF A MEMORY CELL IN A MEMORY SUB-SYSTEM
[patent_app_type] => utility
[patent_app_number] => 17/868685
[patent_app_country] => US
[patent_app_date] => 2022-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8069
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17868685
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/868685 | Mitigating a voltage condition of a memory cell in a memory sub-system | Jul 18, 2022 | Issued |
Array
(
[id] => 18122866
[patent_doc_number] => 20230008476
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-12
[patent_title] => ERROR DETECTION AND CORRECTION METHOD AND CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 17/858810
[patent_app_country] => US
[patent_app_date] => 2022-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8533
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17858810
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/858810 | Error detection and correction method and circuit | Jul 5, 2022 | Issued |
Array
(
[id] => 18195591
[patent_doc_number] => 20230049110
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-16
[patent_title] => INTEGRATED CIRCUIT INCLUDING TEST CIRCUIT AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/857379
[patent_app_country] => US
[patent_app_date] => 2022-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8886
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17857379
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/857379 | Integrated circuit including test circuit and method of manufacturing the same | Jul 4, 2022 | Issued |
Array
(
[id] => 17947898
[patent_doc_number] => 20220334917
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => SEMICONDUCTOR DEVICE WITH USER DEFINED OPERATIONS AND ASSOCIATED METHODS AND SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 17/854331
[patent_app_country] => US
[patent_app_date] => 2022-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10807
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17854331
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/854331 | Semiconductor device with user defined operations and associated methods and systems | Jun 29, 2022 | Issued |
Array
(
[id] => 18221475
[patent_doc_number] => 20230060469
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-02
[patent_title] => THREE-DIMENSIONAL (3D) STORAGE DEVICE USING WAFER-TO-WAFER BONDING
[patent_app_type] => utility
[patent_app_number] => 17/854287
[patent_app_country] => US
[patent_app_date] => 2022-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12903
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17854287
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/854287 | Three-dimensional (3D) storage device using wafer-to-wafer bonding | Jun 29, 2022 | Issued |
Array
(
[id] => 18605940
[patent_doc_number] => 11747399
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-05
[patent_title] => Scan test control decoder with storage elements for use within integrated circuit (IC) devices having limited test interface
[patent_app_type] => utility
[patent_app_number] => 17/809583
[patent_app_country] => US
[patent_app_date] => 2022-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 5883
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17809583
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/809583 | Scan test control decoder with storage elements for use within integrated circuit (IC) devices having limited test interface | Jun 28, 2022 | Issued |
Array
(
[id] => 18702568
[patent_doc_number] => 11789075
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-10-17
[patent_title] => Split-scan sense amplifier flip-flop
[patent_app_type] => utility
[patent_app_number] => 17/853409
[patent_app_country] => US
[patent_app_date] => 2022-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4289
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17853409
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/853409 | Split-scan sense amplifier flip-flop | Jun 28, 2022 | Issued |
Array
(
[id] => 18846177
[patent_doc_number] => 20230408581
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-21
[patent_title] => INTERFACE/UNICAST FOR TEST CONTENT, FIRMWARE, AND SOFTWARE DELIVERY
[patent_app_type] => utility
[patent_app_number] => 17/841391
[patent_app_country] => US
[patent_app_date] => 2022-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16099
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17841391
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/841391 | Interface/unicast for test content, firmware, and software delivery | Jun 14, 2022 | Issued |