
Blake E. Michener
Examiner (ID: 12917, Phone: (571)270-5736 , Office: P/3676 )
| Most Active Art Unit | 3676 |
| Art Unit(s) | 3676 |
| Total Applications | 1005 |
| Issued Applications | 752 |
| Pending Applications | 67 |
| Abandoned Applications | 199 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 1227684
[patent_doc_number] => 06700943
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-03-02
[patent_title] => 'Digital bit synchronizer for low transition densities'
[patent_app_type] => B1
[patent_app_number] => 09/540176
[patent_app_country] => US
[patent_app_date] => 2000-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 10989
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/700/06700943.pdf
[firstpage_image] =>[orig_patent_app_number] => 09540176
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/540176 | Digital bit synchronizer for low transition densities | Mar 30, 2000 | Issued |
Array
(
[id] => 1048752
[patent_doc_number] => 06865240
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-03-08
[patent_title] => 'Frame synchronizing circuit'
[patent_app_type] => utility
[patent_app_number] => 09/540892
[patent_app_country] => US
[patent_app_date] => 2000-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 7300
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/865/06865240.pdf
[firstpage_image] =>[orig_patent_app_number] => 09540892
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/540892 | Frame synchronizing circuit | Mar 30, 2000 | Issued |
Array
(
[id] => 1183973
[patent_doc_number] => 06744814
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-06-01
[patent_title] => 'Method and apparatus for reduced state sequence estimation with tap-selectable decision-feedback'
[patent_app_type] => B1
[patent_app_number] => 09/540031
[patent_app_country] => US
[patent_app_date] => 2000-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 28
[patent_no_of_words] => 8156
[patent_no_of_claims] => 48
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/744/06744814.pdf
[firstpage_image] =>[orig_patent_app_number] => 09540031
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/540031 | Method and apparatus for reduced state sequence estimation with tap-selectable decision-feedback | Mar 30, 2000 | Issued |
Array
(
[id] => 1173822
[patent_doc_number] => 06760382
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-07-06
[patent_title] => 'Digital communication system, transmitter, and data selector'
[patent_app_type] => B1
[patent_app_number] => 09/402179
[patent_app_country] => US
[patent_app_date] => 2000-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 7356
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 445
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/760/06760382.pdf
[firstpage_image] =>[orig_patent_app_number] => 09402179
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/402179 | Digital communication system, transmitter, and data selector | Feb 3, 2000 | Issued |
Array
(
[id] => 1311588
[patent_doc_number] => 06621863
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-09-16
[patent_title] => 'Equalizing apparatus combining amplitude error with squared envelope error according to variable weights'
[patent_app_type] => B1
[patent_app_number] => 09/488550
[patent_app_country] => US
[patent_app_date] => 2000-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 17
[patent_no_of_words] => 6815
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 238
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/621/06621863.pdf
[firstpage_image] =>[orig_patent_app_number] => 09488550
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/488550 | Equalizing apparatus combining amplitude error with squared envelope error according to variable weights | Jan 20, 2000 | Issued |
Array
(
[id] => 1048735
[patent_doc_number] => 06865234
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-03-08
[patent_title] => 'Pair-swap independent trellis decoder for a multi-pair gigabit transceiver'
[patent_app_type] => utility
[patent_app_number] => 09/488171
[patent_app_country] => US
[patent_app_date] => 2000-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 28
[patent_no_of_words] => 20473
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/865/06865234.pdf
[firstpage_image] =>[orig_patent_app_number] => 09488171
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/488171 | Pair-swap independent trellis decoder for a multi-pair gigabit transceiver | Jan 19, 2000 | Issued |
Array
(
[id] => 1146332
[patent_doc_number] => 06782043
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-08-24
[patent_title] => 'Method and apparatus for estimating the length of a transmission line'
[patent_app_type] => B1
[patent_app_number] => 09/484630
[patent_app_country] => US
[patent_app_date] => 2000-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 4021
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/782/06782043.pdf
[firstpage_image] =>[orig_patent_app_number] => 09484630
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/484630 | Method and apparatus for estimating the length of a transmission line | Jan 17, 2000 | Issued |
Array
(
[id] => 1234963
[patent_doc_number] => 06693981
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-02-17
[patent_title] => 'Method and apparatus for identifying bit rate'
[patent_app_type] => B1
[patent_app_number] => 09/484061
[patent_app_country] => US
[patent_app_date] => 2000-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 4444
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/693/06693981.pdf
[firstpage_image] =>[orig_patent_app_number] => 09484061
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/484061 | Method and apparatus for identifying bit rate | Jan 17, 2000 | Issued |
Array
(
[id] => 1185329
[patent_doc_number] => 06741666
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-05-25
[patent_title] => 'Device and method for transforming a digital signal'
[patent_app_type] => B1
[patent_app_number] => 09/480858
[patent_app_country] => US
[patent_app_date] => 2000-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 13
[patent_no_of_words] => 8687
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 374
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/741/06741666.pdf
[firstpage_image] =>[orig_patent_app_number] => 09480858
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/480858 | Device and method for transforming a digital signal | Jan 10, 2000 | Issued |
Array
(
[id] => 1095968
[patent_doc_number] => 06826225
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-11-30
[patent_title] => 'Integrated modem and line-isolation circuitry with selective raw data or modem data communication and associated method'
[patent_app_type] => B1
[patent_app_number] => 09/480439
[patent_app_country] => US
[patent_app_date] => 2000-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 15
[patent_no_of_words] => 7235
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/826/06826225.pdf
[firstpage_image] =>[orig_patent_app_number] => 09480439
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/480439 | Integrated modem and line-isolation circuitry with selective raw data or modem data communication and associated method | Jan 9, 2000 | Issued |
Array
(
[id] => 1212952
[patent_doc_number] => 06714590
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-03-30
[patent_title] => 'Integrated modem and line-isolation circuitry and associated method'
[patent_app_type] => B1
[patent_app_number] => 09/480058
[patent_app_country] => US
[patent_app_date] => 2000-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 15
[patent_no_of_words] => 7454
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/714/06714590.pdf
[firstpage_image] =>[orig_patent_app_number] => 09480058
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/480058 | Integrated modem and line-isolation circuitry and associated method | Jan 9, 2000 | Issued |
Array
(
[id] => 1209037
[patent_doc_number] => 06717990
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-04-06
[patent_title] => 'Communication system and method for multi-rate, channel-optimized trellis-coded quantization'
[patent_app_type] => B1
[patent_app_number] => 09/478058
[patent_app_country] => US
[patent_app_date] => 2000-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 9219
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 17
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/717/06717990.pdf
[firstpage_image] =>[orig_patent_app_number] => 09478058
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/478058 | Communication system and method for multi-rate, channel-optimized trellis-coded quantization | Jan 4, 2000 | Issued |
Array
(
[id] => 1292804
[patent_doc_number] => 06639956
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-10-28
[patent_title] => 'Data resynchronization circuit'
[patent_app_type] => B1
[patent_app_number] => 09/476978
[patent_app_country] => US
[patent_app_date] => 1999-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 2930
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/639/06639956.pdf
[firstpage_image] =>[orig_patent_app_number] => 09476978
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/476978 | Data resynchronization circuit | Dec 30, 1999 | Issued |
Array
(
[id] => 7633550
[patent_doc_number] => 06658070
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-12-02
[patent_title] => 'Direct conversion receiver and method of compensating interference signals generated during processing'
[patent_app_type] => B1
[patent_app_number] => 09/459466
[patent_app_country] => US
[patent_app_date] => 1999-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 3057
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 4
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/658/06658070.pdf
[firstpage_image] =>[orig_patent_app_number] => 09459466
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/459466 | Direct conversion receiver and method of compensating interference signals generated during processing | Dec 12, 1999 | Issued |
Array
(
[id] => 1259217
[patent_doc_number] => 06668014
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-12-23
[patent_title] => 'Equalizer method and apparatus using constant modulus algorithm blind equalization and partial decoding'
[patent_app_type] => B1
[patent_app_number] => 09/457496
[patent_app_country] => US
[patent_app_date] => 1999-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 6922
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/668/06668014.pdf
[firstpage_image] =>[orig_patent_app_number] => 09457496
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/457496 | Equalizer method and apparatus using constant modulus algorithm blind equalization and partial decoding | Dec 8, 1999 | Issued |
Array
(
[id] => 1296333
[patent_doc_number] => 06631166
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-10-07
[patent_title] => 'Method and apparatus for signal generation and detection using unstable periodic chaotic orbits'
[patent_app_type] => B1
[patent_app_number] => 09/455167
[patent_app_country] => US
[patent_app_date] => 1999-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 3517
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/631/06631166.pdf
[firstpage_image] =>[orig_patent_app_number] => 09455167
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/455167 | Method and apparatus for signal generation and detection using unstable periodic chaotic orbits | Dec 5, 1999 | Issued |
Array
(
[id] => 1227608
[patent_doc_number] => 06700919
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-03-02
[patent_title] => 'Channel estimation for communication system using weighted estimates based on pilot data and information data'
[patent_app_type] => B1
[patent_app_number] => 09/452066
[patent_app_country] => US
[patent_app_date] => 1999-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 8971
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/700/06700919.pdf
[firstpage_image] =>[orig_patent_app_number] => 09452066
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/452066 | Channel estimation for communication system using weighted estimates based on pilot data and information data | Nov 29, 1999 | Issued |
Array
(
[id] => 1269607
[patent_doc_number] => 06661859
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-12-09
[patent_title] => 'Synchronizer for a source synchronized clock bus with multiple agents'
[patent_app_type] => B1
[patent_app_number] => 09/451197
[patent_app_country] => US
[patent_app_date] => 1999-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 23
[patent_no_of_words] => 11039
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/661/06661859.pdf
[firstpage_image] =>[orig_patent_app_number] => 09451197
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/451197 | Synchronizer for a source synchronized clock bus with multiple agents | Nov 28, 1999 | Issued |
Array
(
[id] => 1115246
[patent_doc_number] => 06804316
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-10-12
[patent_title] => 'Methods and system for performing frame recovery in a network'
[patent_app_type] => B1
[patent_app_number] => 09/448794
[patent_app_country] => US
[patent_app_date] => 1999-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6014
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/804/06804316.pdf
[firstpage_image] =>[orig_patent_app_number] => 09448794
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/448794 | Methods and system for performing frame recovery in a network | Nov 23, 1999 | Issued |
Array
(
[id] => 1239125
[patent_doc_number] => 06690718
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-02-10
[patent_title] => 'Asymmetric digital subscriber line transceiver unit-card and method of controlling the same'
[patent_app_type] => B1
[patent_app_number] => 09/448995
[patent_app_country] => US
[patent_app_date] => 1999-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2097
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/690/06690718.pdf
[firstpage_image] =>[orig_patent_app_number] => 09448995
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/448995 | Asymmetric digital subscriber line transceiver unit-card and method of controlling the same | Nov 23, 1999 | Issued |