
Bradley Smith
Examiner (ID: 12315, Phone: (571)272-1884 , Office: P/2817 )
| Most Active Art Unit | 2817 |
| Art Unit(s) | 2829, 2894, 2818, 2817, 2824, 2891 |
| Total Applications | 1806 |
| Issued Applications | 1488 |
| Pending Applications | 116 |
| Abandoned Applications | 231 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15597571
[patent_doc_number] => 20200075320
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-05
[patent_title] => Semiconductor Device and Method
[patent_app_type] => utility
[patent_app_number] => 16/430114
[patent_app_country] => US
[patent_app_date] => 2019-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13197
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16430114
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/430114 | Semiconductor device and method | Jun 2, 2019 | Issued |
Array
(
[id] => 17032757
[patent_doc_number] => 11094575
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-17
[patent_title] => Simultaneous bonding approach for high quality wafer stacking applications
[patent_app_type] => utility
[patent_app_number] => 16/429145
[patent_app_country] => US
[patent_app_date] => 2019-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 26
[patent_no_of_words] => 10032
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16429145
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/429145 | Simultaneous bonding approach for high quality wafer stacking applications | Jun 2, 2019 | Issued |
Array
(
[id] => 15414825
[patent_doc_number] => 20200027735
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-23
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING SAME
[patent_app_type] => utility
[patent_app_number] => 16/428068
[patent_app_country] => US
[patent_app_date] => 2019-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10353
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16428068
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/428068 | SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING SAME | May 30, 2019 | Abandoned |
Array
(
[id] => 15258597
[patent_doc_number] => 20190378032
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-12
[patent_title] => LAYOUTS FOR FAULT-TOLERANT QUANTUM COMPUTERS
[patent_app_type] => utility
[patent_app_number] => 16/428913
[patent_app_country] => US
[patent_app_date] => 2019-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12334
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 22
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16428913
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/428913 | LAYOUTS FOR FAULT-TOLERANT QUANTUM COMPUTERS | May 30, 2019 | Pending |
Array
(
[id] => 19627035
[patent_doc_number] => 12165884
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-10
[patent_title] => Self-assembly apparatus and method for semiconductor light-emitting devices
[patent_app_type] => utility
[patent_app_number] => 17/612881
[patent_app_country] => US
[patent_app_date] => 2019-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 22
[patent_no_of_words] => 7040
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17612881
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/612881 | Self-assembly apparatus and method for semiconductor light-emitting devices | May 27, 2019 | Issued |
Array
(
[id] => 20082744
[patent_doc_number] => 12356846
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-08
[patent_title] => Organic light-emitting display device, and method for manufacturing organic light-emitting display device
[patent_app_type] => utility
[patent_app_number] => 17/414649
[patent_app_country] => US
[patent_app_date] => 2019-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 32
[patent_no_of_words] => 5269
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17414649
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/414649 | Organic light-emitting display device, and method for manufacturing organic light-emitting display device | May 22, 2019 | Issued |
Array
(
[id] => 16048123
[patent_doc_number] => 10685946
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-16
[patent_title] => Elastomeric layer fabrication for light emitting diodes
[patent_app_type] => utility
[patent_app_number] => 16/408356
[patent_app_country] => US
[patent_app_date] => 2019-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 6548
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16408356
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/408356 | Elastomeric layer fabrication for light emitting diodes | May 8, 2019 | Issued |
Array
(
[id] => 16903805
[patent_doc_number] => 20210182721
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-17
[patent_title] => METHOD AND APPARATUS FOR CONSTRUCTING QUANTUM MACHINE LEARNING FRAMEWORK, QUANTUM COMPUTER AND COMPUTER STORAGE MEDIUM
[patent_app_type] => utility
[patent_app_number] => 16/624001
[patent_app_country] => US
[patent_app_date] => 2019-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9277
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16624001
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/624001 | METHOD AND APPARATUS FOR CONSTRUCTING QUANTUM MACHINE LEARNING FRAMEWORK, QUANTUM COMPUTER AND COMPUTER STORAGE MEDIUM | May 7, 2019 | Abandoned |
Array
(
[id] => 17417202
[patent_doc_number] => 20220052106
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-17
[patent_title] => METHOD FOR MANUFACTURING LIGHT EMITTING ELEMENTS AND DISPLAY DEVICE INCLUDING LIGHT EMITTING ELEMENTS
[patent_app_type] => utility
[patent_app_number] => 17/276038
[patent_app_country] => US
[patent_app_date] => 2019-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 23438
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17276038
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/276038 | Method for manufacturing light emitting elements and display device including light emitting elements | Apr 22, 2019 | Issued |
Array
(
[id] => 18562049
[patent_doc_number] => 11727295
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-15
[patent_title] => Tunable superconducting resonator for quantum computing devices
[patent_app_type] => utility
[patent_app_number] => 16/373334
[patent_app_country] => US
[patent_app_date] => 2019-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6258
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16373334
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/373334 | Tunable superconducting resonator for quantum computing devices | Apr 1, 2019 | Issued |
Array
(
[id] => 16272426
[patent_doc_number] => 20200273914
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-27
[patent_title] => METHOD OF FABRICATING COLOR FILTER
[patent_app_type] => utility
[patent_app_number] => 16/467053
[patent_app_country] => US
[patent_app_date] => 2019-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4588
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16467053
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/467053 | Method of fabricating color filter | Mar 21, 2019 | Issued |
Array
(
[id] => 16645528
[patent_doc_number] => 10923394
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-16
[patent_title] => Platform and method of operating for integrated end-to-end fully self-aligned interconnect process
[patent_app_type] => utility
[patent_app_number] => 16/357724
[patent_app_country] => US
[patent_app_date] => 2019-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 29
[patent_no_of_words] => 20890
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 249
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16357724
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/357724 | Platform and method of operating for integrated end-to-end fully self-aligned interconnect process | Mar 18, 2019 | Issued |
Array
(
[id] => 15625359
[patent_doc_number] => 20200083084
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-12
[patent_title] => Method for Dicing Die Attach Film
[patent_app_type] => utility
[patent_app_number] => 16/358017
[patent_app_country] => US
[patent_app_date] => 2019-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11351
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16358017
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/358017 | Method for dicing die attach film | Mar 18, 2019 | Issued |
Array
(
[id] => 16553008
[patent_doc_number] => 10886173
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-05
[patent_title] => Platform and method of operating for integrated end-to-end fully self-aligned interconnect process
[patent_app_type] => utility
[patent_app_number] => 16/357721
[patent_app_country] => US
[patent_app_date] => 2019-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 29
[patent_no_of_words] => 20890
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 239
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16357721
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/357721 | Platform and method of operating for integrated end-to-end fully self-aligned interconnect process | Mar 18, 2019 | Issued |
Array
(
[id] => 16234152
[patent_doc_number] => 10741717
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-08-11
[patent_title] => Self-alignment process for micro light emitting diode using back-side exposure
[patent_app_type] => utility
[patent_app_number] => 16/356850
[patent_app_country] => US
[patent_app_date] => 2019-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 2373
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16356850
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/356850 | Self-alignment process for micro light emitting diode using back-side exposure | Mar 17, 2019 | Issued |
Array
(
[id] => 14573417
[patent_doc_number] => 20190214316
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-11
[patent_title] => METHOD OF INSPECTING SURFACE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/354735
[patent_app_country] => US
[patent_app_date] => 2019-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8925
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16354735
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/354735 | METHOD OF INSPECTING SURFACE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE | Mar 14, 2019 | Abandoned |
Array
(
[id] => 16300262
[patent_doc_number] => 20200285985
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-10
[patent_title] => CONSTANT FOLDING FOR COMPILATION OF QUANTUM ALGORITHMS
[patent_app_type] => utility
[patent_app_number] => 16/296817
[patent_app_country] => US
[patent_app_date] => 2019-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9997
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16296817
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/296817 | CONSTANT FOLDING FOR COMPILATION OF QUANTUM ALGORITHMS | Mar 7, 2019 | Abandoned |
Array
(
[id] => 16300963
[patent_doc_number] => 20200286686
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-10
[patent_title] => FERROELECTRIC CAPACITOR WITH INSULATING THIN FILM
[patent_app_type] => utility
[patent_app_number] => 16/296082
[patent_app_country] => US
[patent_app_date] => 2019-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11004
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16296082
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/296082 | FERROELECTRIC CAPACITOR WITH INSULATING THIN FILM | Mar 6, 2019 | Abandoned |
Array
(
[id] => 14510105
[patent_doc_number] => 20190198707
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-27
[patent_title] => METHOD OF FORMING AN ELECTRODE STRUCTURE AND METHOD OF MANUFACTURING A PHOTOVOLTAIC CELL USING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/291246
[patent_app_country] => US
[patent_app_date] => 2019-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4105
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16291246
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/291246 | METHOD OF FORMING AN ELECTRODE STRUCTURE AND METHOD OF MANUFACTURING A PHOTOVOLTAIC CELL USING THE SAME | Mar 3, 2019 | Abandoned |
Array
(
[id] => 14506351
[patent_doc_number] => 20190196830
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-27
[patent_title] => STACKED TRANSISTORS WITH DIFFERENT GATE LENGTHS IN DIFFERENT DEVICE STRATA
[patent_app_type] => utility
[patent_app_number] => 16/290544
[patent_app_country] => US
[patent_app_date] => 2019-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15687
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16290544
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/290544 | Stacked transistors with different gate lengths in different device strata | Feb 28, 2019 | Issued |