
Bradley Smith
Examiner (ID: 18376)
| Most Active Art Unit | 2817 |
| Art Unit(s) | 2891, 2894, 2824, 2818, 2817, 2829 |
| Total Applications | 1766 |
| Issued Applications | 1463 |
| Pending Applications | 117 |
| Abandoned Applications | 227 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11945954
[patent_doc_number] => 20170250105
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-31
[patent_title] => 'SEMICONDUCTOR INTERCONNECT STRUCTURE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/593886
[patent_app_country] => US
[patent_app_date] => 2017-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 6438
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15593886
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/593886 | Semiconductor interconnect structure and manufacturing method thereof | May 11, 2017 | Issued |
Array
(
[id] => 13030555
[patent_doc_number] => 10037900
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-07-31
[patent_title] => Underfill stop using via bars in semiconductor packages
[patent_app_type] => utility
[patent_app_number] => 15/590757
[patent_app_country] => US
[patent_app_date] => 2017-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 1952
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15590757
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/590757 | Underfill stop using via bars in semiconductor packages | May 8, 2017 | Issued |
Array
(
[id] => 12026782
[patent_doc_number] => 20170316881
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-02
[patent_title] => 'ELECTRONIC SUBSTRATES AND INTERPOSERS MADE FROM NANOPOROUS FILMS'
[patent_app_type] => utility
[patent_app_number] => 15/499756
[patent_app_country] => US
[patent_app_date] => 2017-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5412
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15499756
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/499756 | Electronic substrates and interposers made from nanoporous films | Apr 26, 2017 | Issued |
Array
(
[id] => 11854931
[patent_doc_number] => 20170229423
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-10
[patent_title] => 'METHOD FOR PERMANENTLY BONDING WAFERS'
[patent_app_type] => utility
[patent_app_number] => 15/499011
[patent_app_country] => US
[patent_app_date] => 2017-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6866
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15499011
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/499011 | METHOD FOR PERMANENTLY BONDING WAFERS | Apr 26, 2017 | Abandoned |
Array
(
[id] => 12061848
[patent_doc_number] => 20170338192
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-23
[patent_title] => 'METHOD OF FORMING METAL INTERCONNECTION AND METHOD OF FABRICATING SEMICONDUCTOR APPARATUS USING THE METHOD'
[patent_app_type] => utility
[patent_app_number] => 15/499647
[patent_app_country] => US
[patent_app_date] => 2017-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6901
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15499647
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/499647 | Method of forming metal interconnection and method of fabricating semiconductor apparatus using the method | Apr 26, 2017 | Issued |
Array
(
[id] => 15250021
[patent_doc_number] => 10510538
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-17
[patent_title] => Reducing EUV-induced material property changes
[patent_app_type] => utility
[patent_app_number] => 15/499715
[patent_app_country] => US
[patent_app_date] => 2017-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 5691
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15499715
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/499715 | Reducing EUV-induced material property changes | Apr 26, 2017 | Issued |
Array
(
[id] => 12040403
[patent_doc_number] => 09818638
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-11-14
[patent_title] => 'Manufacturing method of semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 15/490233
[patent_app_country] => US
[patent_app_date] => 2017-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 24
[patent_no_of_words] => 7453
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15490233
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/490233 | Manufacturing method of semiconductor device | Apr 17, 2017 | Issued |
Array
(
[id] => 13173871
[patent_doc_number] => 10103058
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-16
[patent_title] => Tungsten feature fill
[patent_app_type] => utility
[patent_app_number] => 15/482271
[patent_app_country] => US
[patent_app_date] => 2017-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 43
[patent_no_of_words] => 25557
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15482271
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/482271 | Tungsten feature fill | Apr 6, 2017 | Issued |
Array
(
[id] => 11732861
[patent_doc_number] => 20170194305
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-06
[patent_title] => 'Method for Producing an Optoelectronic Semiconductor Chip'
[patent_app_type] => utility
[patent_app_number] => 15/462710
[patent_app_country] => US
[patent_app_date] => 2017-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5529
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15462710
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/462710 | Method for producing an optoelectronic semiconductor chip | Mar 16, 2017 | Issued |
Array
(
[id] => 13257255
[patent_doc_number] => 10141325
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-27
[patent_title] => Method of manufacturing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/457685
[patent_app_country] => US
[patent_app_date] => 2017-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 27
[patent_no_of_words] => 19590
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15457685
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/457685 | Method of manufacturing semiconductor device | Mar 12, 2017 | Issued |
Array
(
[id] => 14191687
[patent_doc_number] => 20190115549
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-18
[patent_title] => A/M/X MATERIAL PRODUCTION PROCESS WITH ALKYLAMINE
[patent_app_type] => utility
[patent_app_number] => 16/082415
[patent_app_country] => US
[patent_app_date] => 2017-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18154
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 16
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16082415
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/082415 | Material production process with alkylamine | Mar 7, 2017 | Issued |
Array
(
[id] => 11710452
[patent_doc_number] => 20170178951
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-22
[patent_title] => 'Via Corner Engineering in Trench-First Dual Damascene Process'
[patent_app_type] => utility
[patent_app_number] => 15/443159
[patent_app_country] => US
[patent_app_date] => 2017-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4320
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15443159
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/443159 | Via corner engineering in trench-first dual damascene process | Feb 26, 2017 | Issued |
Array
(
[id] => 15603651
[patent_doc_number] => 10582864
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-10
[patent_title] => Measurement sensor package and measurement sensor
[patent_app_type] => utility
[patent_app_number] => 16/090280
[patent_app_country] => US
[patent_app_date] => 2017-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 27
[patent_no_of_words] => 14325
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16090280
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/090280 | Measurement sensor package and measurement sensor | Feb 21, 2017 | Issued |
Array
(
[id] => 12089160
[patent_doc_number] => 09842896
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-12-12
[patent_title] => 'Ultra-high voltage devices and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 15/436158
[patent_app_country] => US
[patent_app_date] => 2017-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8283
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15436158
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/436158 | Ultra-high voltage devices and method for fabricating the same | Feb 16, 2017 | Issued |
Array
(
[id] => 11666059
[patent_doc_number] => 20170154778
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-01
[patent_title] => 'SILANE AND BORANE TREATMENTS FOR TITANIUM CARBIDE FILMS'
[patent_app_type] => utility
[patent_app_number] => 15/429924
[patent_app_country] => US
[patent_app_date] => 2017-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 10450
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15429924
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/429924 | SILANE AND BORANE TREATMENTS FOR TITANIUM CARBIDE FILMS | Feb 9, 2017 | Abandoned |
Array
(
[id] => 12954076
[patent_doc_number] => 09837506
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-12-05
[patent_title] => Method of manufacturing a semiconductor device having electrode trenches, isolated source zones and separation structures
[patent_app_type] => utility
[patent_app_number] => 15/422049
[patent_app_country] => US
[patent_app_date] => 2017-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 27
[patent_no_of_words] => 7407
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15422049
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/422049 | Method of manufacturing a semiconductor device having electrode trenches, isolated source zones and separation structures | Jan 31, 2017 | Issued |
Array
(
[id] => 15397865
[patent_doc_number] => 10539587
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-21
[patent_title] => Accelerometer with compatibility to complementary metal-oxide-semiconductor technologies
[patent_app_type] => utility
[patent_app_number] => 15/422138
[patent_app_country] => US
[patent_app_date] => 2017-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6031
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15422138
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/422138 | Accelerometer with compatibility to complementary metal-oxide-semiconductor technologies | Jan 31, 2017 | Issued |
Array
(
[id] => 11838033
[patent_doc_number] => 20170219753
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-03
[patent_title] => 'POLARIZED RGB LIGHT SOURCE'
[patent_app_type] => utility
[patent_app_number] => 15/417460
[patent_app_country] => US
[patent_app_date] => 2017-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2872
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15417460
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/417460 | Polarized RGB light source | Jan 26, 2017 | Issued |
Array
(
[id] => 13666947
[patent_doc_number] => 10163647
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-25
[patent_title] => Method for forming deep trench structure
[patent_app_type] => utility
[patent_app_number] => 15/416733
[patent_app_country] => US
[patent_app_date] => 2017-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 28
[patent_no_of_words] => 7440
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15416733
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/416733 | Method for forming deep trench structure | Jan 25, 2017 | Issued |
Array
(
[id] => 11824827
[patent_doc_number] => 20170213763
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-27
[patent_title] => 'Cu WIRING MANUFACTURING METHOD AND Cu WIRING MANUFACTURING SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 15/416943
[patent_app_country] => US
[patent_app_date] => 2017-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 13733
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15416943
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/416943 | Cu wiring manufacturing method and Cu wiring manufacturing system | Jan 25, 2017 | Issued |