
Bradley Smith
Examiner (ID: 12315, Phone: (571)272-1884 , Office: P/2817 )
| Most Active Art Unit | 2817 |
| Art Unit(s) | 2829, 2894, 2818, 2817, 2824, 2891 |
| Total Applications | 1806 |
| Issued Applications | 1488 |
| Pending Applications | 116 |
| Abandoned Applications | 231 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17886549
[patent_doc_number] => 20220302027
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-22
[patent_title] => SEMICONDUCTOR DEVICE INCLUDING RECESSED INTERCONNECT STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/836896
[patent_app_country] => US
[patent_app_date] => 2022-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16527
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17836896
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/836896 | Semiconductor device including recessed interconnect structure | Jun 8, 2022 | Issued |
Array
(
[id] => 17886490
[patent_doc_number] => 20220301968
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-22
[patent_title] => SEMICONDUCTOR APPARATUS
[patent_app_type] => utility
[patent_app_number] => 17/835009
[patent_app_country] => US
[patent_app_date] => 2022-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8442
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17835009
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/835009 | SEMICONDUCTOR APPARATUS | Jun 7, 2022 | Abandoned |
Array
(
[id] => 17886548
[patent_doc_number] => 20220302026
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-22
[patent_title] => SEMICONDUCTOR DEVICE INCLUDING RECESSED INTERCONNECT STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/835281
[patent_app_country] => US
[patent_app_date] => 2022-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16563
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17835281
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/835281 | Semiconductor device including recessed interconnect structure | Jun 7, 2022 | Issued |
Array
(
[id] => 18821088
[patent_doc_number] => 20230395429
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-07
[patent_title] => CONDUCTIVE STRUCTURES AND METHODS OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/805605
[patent_app_country] => US
[patent_app_date] => 2022-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9027
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17805605
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/805605 | CONDUCTIVE STRUCTURES AND METHODS OF FORMING THE SAME | Jun 5, 2022 | Pending |
Array
(
[id] => 18145530
[patent_doc_number] => 20230019386
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => Isolation Features For Semiconductor Devices And Methods Of Fabricating The Same
[patent_app_type] => utility
[patent_app_number] => 17/752577
[patent_app_country] => US
[patent_app_date] => 2022-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9098
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17752577
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/752577 | Isolation Features For Semiconductor Devices And Methods Of Fabricating The Same | May 23, 2022 | Pending |
Array
(
[id] => 19679463
[patent_doc_number] => 12191336
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-07
[patent_title] => Image sensor having a gate dielectric structure for improved device scaling
[patent_app_type] => utility
[patent_app_number] => 17/750784
[patent_app_country] => US
[patent_app_date] => 2022-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 27
[patent_no_of_words] => 16253
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17750784
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/750784 | Image sensor having a gate dielectric structure for improved device scaling | May 22, 2022 | Issued |
Array
(
[id] => 20674070
[patent_doc_number] => 12614590
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-04-28
[patent_title] => Memory arrays comprising strings of memory cells and methods used in forming a memory array comprising strings of memory cells
[patent_app_type] => utility
[patent_app_number] => 17/746404
[patent_app_country] => US
[patent_app_date] => 2022-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 15
[patent_no_of_words] => 3143
[patent_no_of_claims] => 50
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17746404
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/746404 | Memory arrays comprising strings of memory cells and methods used in forming a memory array comprising strings of memory cells | May 16, 2022 | Issued |
Array
(
[id] => 18323453
[patent_doc_number] => 20230121581
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-20
[patent_title] => VARIABLE RESISTANCE MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/741847
[patent_app_country] => US
[patent_app_date] => 2022-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10008
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -25
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17741847
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/741847 | VARIABLE RESISTANCE MEMORY DEVICE | May 10, 2022 | Pending |
Array
(
[id] => 18874929
[patent_doc_number] => 11862754
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-02
[patent_title] => Method for fabricating (LED) dice using semiconductor structures on a substrate and laser lift-off to a receiving plate
[patent_app_type] => utility
[patent_app_number] => 17/740729
[patent_app_country] => US
[patent_app_date] => 2022-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 17
[patent_no_of_words] => 3329
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17740729
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/740729 | Method for fabricating (LED) dice using semiconductor structures on a substrate and laser lift-off to a receiving plate | May 9, 2022 | Issued |
Array
(
[id] => 17811089
[patent_doc_number] => 20220262924
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-18
[patent_title] => SEMICONDUCTOR DEVICE WITH REDUCED TRAP DEFECT AND METHOD OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/739240
[patent_app_country] => US
[patent_app_date] => 2022-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9554
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17739240
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/739240 | Semiconductor device with reduced trap defect and method of forming the same | May 8, 2022 | Issued |
Array
(
[id] => 18097855
[patent_doc_number] => 20220416196
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-29
[patent_title] => DISPLAY APPARATUS AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/739776
[patent_app_country] => US
[patent_app_date] => 2022-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12961
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17739776
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/739776 | DISPLAY APPARATUS AND METHOD OF MANUFACTURING THE SAME | May 8, 2022 | Pending |
Array
(
[id] => 18442231
[patent_doc_number] => 20230189527
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-15
[patent_title] => SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND METHOD OF MANUFACTURING THE SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/737770
[patent_app_country] => US
[patent_app_date] => 2022-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9439
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17737770
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/737770 | Semiconductor integrated circuit device and method of manufacturing the semiconductor integrated circuit device | May 4, 2022 | Issued |
Array
(
[id] => 18757749
[patent_doc_number] => 20230361212
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-09
[patent_title] => DYNAMIC PERFORMANCE OF ON-CHIP CURRENT SENSORS
[patent_app_type] => utility
[patent_app_number] => 17/736720
[patent_app_country] => US
[patent_app_date] => 2022-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11661
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -29
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17736720
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/736720 | DYNAMIC PERFORMANCE OF ON-CHIP CURRENT SENSORS | May 3, 2022 | Pending |
Array
(
[id] => 20869836
[patent_doc_number] => 12696755
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-07-28
[patent_title] => Semiconductor device and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 18/293585
[patent_app_country] => US
[patent_app_date] => 2022-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 2289
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 366
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18293585
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/293585 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME | Apr 26, 2022 | Issued |
Array
(
[id] => 17795861
[patent_doc_number] => 20220254953
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-11
[patent_title] => PRECLEAN AND ENCAPSULTAION OF MICROLED FEATURES
[patent_app_type] => utility
[patent_app_number] => 17/729690
[patent_app_country] => US
[patent_app_date] => 2022-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6053
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17729690
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/729690 | Preclean and encapsulation of microLED features | Apr 25, 2022 | Issued |
Array
(
[id] => 18210028
[patent_doc_number] => 20230056289
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-23
[patent_title] => DISPLAY DEVICE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/729670
[patent_app_country] => US
[patent_app_date] => 2022-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13646
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17729670
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/729670 | Display device and method for manufacturing the same | Apr 25, 2022 | Issued |
Array
(
[id] => 17778063
[patent_doc_number] => 20220244413
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-04
[patent_title] => BONDING MATERIALS OF DISSIMILAR COEFFICIENTS OF THERMAL EXPANSION
[patent_app_type] => utility
[patent_app_number] => 17/723626
[patent_app_country] => US
[patent_app_date] => 2022-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11173
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17723626
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/723626 | BONDING MATERIALS OF DISSIMILAR COEFFICIENTS OF THERMAL EXPANSION | Apr 18, 2022 | Abandoned |
Array
(
[id] => 18711729
[patent_doc_number] => 20230334358
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-19
[patent_title] => DETERMINING DYNAMIC QUANTUM ERROR CORRECTION SCHEMES
[patent_app_type] => utility
[patent_app_number] => 17/723561
[patent_app_country] => US
[patent_app_date] => 2022-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21950
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 242
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17723561
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/723561 | Determining dynamic quantum error correction | Apr 18, 2022 | Issued |
Array
(
[id] => 18081186
[patent_doc_number] => 20220406798
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-22
[patent_title] => NEUROMORPHIC FERROELECTRIC FIELD EFFECT TRANSISTOR (FEFET) DEVICE WITH ANTI-FERROELECTRIC BUFFER LAYER
[patent_app_type] => utility
[patent_app_number] => 17/721814
[patent_app_country] => US
[patent_app_date] => 2022-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12230
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17721814
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/721814 | NEUROMORPHIC FERROELECTRIC FIELD EFFECT TRANSISTOR (FEFET) DEVICE WITH ANTI-FERROELECTRIC BUFFER LAYER | Apr 14, 2022 | Pending |
Array
(
[id] => 17765124
[patent_doc_number] => 20220238737
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-28
[patent_title] => FABRICATING A SEMICONDUCTOR STRUCTURE WITH MULTIPLE QUANTUM WELLS
[patent_app_type] => utility
[patent_app_number] => 17/720851
[patent_app_country] => US
[patent_app_date] => 2022-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2817
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17720851
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/720851 | FABRICATING A SEMICONDUCTOR STRUCTURE WITH MULTIPLE QUANTUM WELLS | Apr 13, 2022 | Abandoned |