
Brandon C. Fox
Examiner (ID: 15084, Phone: (571)270-5016 , Office: P/2818 )
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2818 |
| Total Applications | 1132 |
| Issued Applications | 969 |
| Pending Applications | 59 |
| Abandoned Applications | 122 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 13581963
[patent_doc_number] => 20180342530
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-29
[patent_title] => METHODS OF FORMING SEMICONDUCTOR DEVICE STRUCTURES, AND RELATED SEMICONDUCTOR DEVICE STRUCTURES, SEMICONDUCTOR DEVICES, AND ELECTRONIC SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 15/606415
[patent_app_country] => US
[patent_app_date] => 2017-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13304
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15606415
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/606415 | Methods of forming semiconductor device structures, and related semiconductor device structures, semiconductor devices, and electronic systems | May 25, 2017 | Issued |
Array
(
[id] => 13057485
[patent_doc_number] => 10050144
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-08-14
[patent_title] => Fabrication of a strained region on a substrate
[patent_app_type] => utility
[patent_app_number] => 15/606937
[patent_app_country] => US
[patent_app_date] => 2017-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 9014
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15606937
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/606937 | Fabrication of a strained region on a substrate | May 25, 2017 | Issued |
Array
(
[id] => 13581821
[patent_doc_number] => 20180342459
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-29
[patent_title] => INTERCONNECTION STRUCTURE AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/605987
[patent_app_country] => US
[patent_app_date] => 2017-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5012
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15605987
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/605987 | Interconnection structure and method for forming the same | May 25, 2017 | Issued |
Array
(
[id] => 12989998
[patent_doc_number] => 20170345735
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-30
[patent_title] => PLUG-IN TYPE POWER MODULE AND SUBSYSTEM THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/606355
[patent_app_country] => US
[patent_app_date] => 2017-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4819
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -29
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15606355
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/606355 | Plug-in type power module and subsystem thereof | May 25, 2017 | Issued |
Array
(
[id] => 13819435
[patent_doc_number] => 10186491
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-01-22
[patent_title] => Integrated circuit chip reinforced against front side deprocessing attacks
[patent_app_type] => utility
[patent_app_number] => 15/606212
[patent_app_country] => US
[patent_app_date] => 2017-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 2053
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15606212
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/606212 | Integrated circuit chip reinforced against front side deprocessing attacks | May 25, 2017 | Issued |
Array
(
[id] => 16200199
[patent_doc_number] => 10725357
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-28
[patent_title] => Display panel, method for manufacturing the display panel and display apparatus
[patent_app_type] => utility
[patent_app_number] => 15/744792
[patent_app_country] => US
[patent_app_date] => 2017-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 5826
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15744792
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/744792 | Display panel, method for manufacturing the display panel and display apparatus | May 11, 2017 | Issued |
Array
(
[id] => 13071087
[patent_doc_number] => 10056329
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-08-21
[patent_title] => Programmable buried antifuse
[patent_app_type] => utility
[patent_app_number] => 15/584878
[patent_app_country] => US
[patent_app_date] => 2017-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 13
[patent_no_of_words] => 4908
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15584878
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/584878 | Programmable buried antifuse | May 1, 2017 | Issued |
Array
(
[id] => 13653293
[patent_doc_number] => 09852967
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-12-26
[patent_title] => Lead frame structure for light emitting diode
[patent_app_type] => utility
[patent_app_number] => 15/584387
[patent_app_country] => US
[patent_app_date] => 2017-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 2154
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15584387
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/584387 | Lead frame structure for light emitting diode | May 1, 2017 | Issued |
Array
(
[id] => 12033794
[patent_doc_number] => 20170323893
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-09
[patent_title] => 'SEMICONDUCTOR DEVICES AND METHODS OF FORMING SEMICONDUCTOR DEVICES'
[patent_app_type] => utility
[patent_app_number] => 15/584342
[patent_app_country] => US
[patent_app_date] => 2017-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 54
[patent_figures_cnt] => 54
[patent_no_of_words] => 12152
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15584342
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/584342 | Semiconductor devices and methods of forming semiconductor devices | May 1, 2017 | Issued |
Array
(
[id] => 13754991
[patent_doc_number] => 10170449
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-01-01
[patent_title] => Deformable closed-loop multi-layered microelectronic device
[patent_app_type] => utility
[patent_app_number] => 15/584856
[patent_app_country] => US
[patent_app_date] => 2017-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 4150
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 326
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15584856
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/584856 | Deformable closed-loop multi-layered microelectronic device | May 1, 2017 | Issued |
Array
(
[id] => 11869944
[patent_doc_number] => 20170237230
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-17
[patent_title] => 'NITRIDE SEMICONDUCTOR LIGHT EMITTING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/583176
[patent_app_country] => US
[patent_app_date] => 2017-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7548
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15583176
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/583176 | NITRIDE SEMICONDUCTOR LIGHT EMITTING DEVICE | Apr 30, 2017 | Abandoned |
Array
(
[id] => 12181780
[patent_doc_number] => 20180040716
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-08
[patent_title] => 'FABRICATION OF A VERTICAL FIN FIELD EFFECT TRANSISTOR HAVING A CONSISTENT CHANNEL WIDTH'
[patent_app_type] => utility
[patent_app_number] => 15/492343
[patent_app_country] => US
[patent_app_date] => 2017-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9129
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15492343
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/492343 | Fabrication of a vertical fin field effect transistor having a consistent channel width | Apr 19, 2017 | Issued |
Array
(
[id] => 16684401
[patent_doc_number] => 10943892
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-09
[patent_title] => Light-emitting semiconductor chip, light-emitting component and method for producing a light-emitting component
[patent_app_type] => utility
[patent_app_number] => 16/090795
[patent_app_country] => US
[patent_app_date] => 2017-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 16
[patent_no_of_words] => 10144
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16090795
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/090795 | Light-emitting semiconductor chip, light-emitting component and method for producing a light-emitting component | Apr 9, 2017 | Issued |
Array
(
[id] => 13071369
[patent_doc_number] => 10056473
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-08-21
[patent_title] => Semiconductor device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 15/481748
[patent_app_country] => US
[patent_app_date] => 2017-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 17
[patent_no_of_words] => 5354
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15481748
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/481748 | Semiconductor device and manufacturing method thereof | Apr 6, 2017 | Issued |
Array
(
[id] => 12174838
[patent_doc_number] => 09892986
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-02-13
[patent_title] => 'Packaged wafer manufacturing method and device chip manufacturing method'
[patent_app_type] => utility
[patent_app_number] => 15/481709
[patent_app_country] => US
[patent_app_date] => 2017-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 7229
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 265
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15481709
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/481709 | Packaged wafer manufacturing method and device chip manufacturing method | Apr 6, 2017 | Issued |
Array
(
[id] => 13019283
[patent_doc_number] => 10032761
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-07-24
[patent_title] => Electronic devices with tunable electrostatic discharge protection and methods for producing the same
[patent_app_type] => utility
[patent_app_number] => 15/481835
[patent_app_country] => US
[patent_app_date] => 2017-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 5207
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15481835
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/481835 | Electronic devices with tunable electrostatic discharge protection and methods for producing the same | Apr 6, 2017 | Issued |
Array
(
[id] => 13030909
[patent_doc_number] => 10038079
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-07-31
[patent_title] => Semiconductor device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 15/481672
[patent_app_country] => US
[patent_app_date] => 2017-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 31
[patent_no_of_words] => 7113
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15481672
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/481672 | Semiconductor device and manufacturing method thereof | Apr 6, 2017 | Issued |
Array
(
[id] => 13485511
[patent_doc_number] => 20180294298
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-11
[patent_title] => CHIP-SCALE IMAGE SENSOR PACKAGE AND ASSOCIATED METHOD OF MAKING
[patent_app_type] => utility
[patent_app_number] => 15/480131
[patent_app_country] => US
[patent_app_date] => 2017-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4415
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15480131
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/480131 | Chip-scale image sensor package and associated method of making | Apr 4, 2017 | Issued |
Array
(
[id] => 12089115
[patent_doc_number] => 09842849
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-12-12
[patent_title] => 'Semiconductor memory device and method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 15/463675
[patent_app_country] => US
[patent_app_date] => 2017-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 20
[patent_no_of_words] => 7544
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15463675
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/463675 | Semiconductor memory device and method for manufacturing the same | Mar 19, 2017 | Issued |
Array
(
[id] => 11983757
[patent_doc_number] => 20170287912
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-05
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/463681
[patent_app_country] => US
[patent_app_date] => 2017-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 6250
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15463681
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/463681 | Semiconductor device and method of manufacturing the same | Mar 19, 2017 | Issued |