
Brandon C. Fox
Examiner (ID: 8712, Phone: (571)270-5016 , Office: P/2818 )
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2818 |
| Total Applications | 1149 |
| Issued Applications | 981 |
| Pending Applications | 59 |
| Abandoned Applications | 122 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19000952
[patent_doc_number] => 11917830
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-27
[patent_title] => NAND ferroelectric memory cell with three-dimensional structure and preparation method thereof
[patent_app_type] => utility
[patent_app_number] => 17/464109
[patent_app_country] => US
[patent_app_date] => 2021-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 3543
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17464109
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/464109 | NAND ferroelectric memory cell with three-dimensional structure and preparation method thereof | Aug 31, 2021 | Issued |
Array
(
[id] => 18704853
[patent_doc_number] => 11791371
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-17
[patent_title] => Resistor structure
[patent_app_type] => utility
[patent_app_number] => 17/460564
[patent_app_country] => US
[patent_app_date] => 2021-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 39
[patent_no_of_words] => 10057
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17460564
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/460564 | Resistor structure | Aug 29, 2021 | Issued |
Array
(
[id] => 18222130
[patent_doc_number] => 20230061124
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-02
[patent_title] => RESISTOR WITHIN A VIA
[patent_app_type] => utility
[patent_app_number] => 17/446405
[patent_app_country] => US
[patent_app_date] => 2021-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6711
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17446405
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/446405 | Resistor within a via | Aug 29, 2021 | Issued |
Array
(
[id] => 18230747
[patent_doc_number] => 20230069741
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-02
[patent_title] => SOLDER SURFACE FEATURES FOR INTEGRATED CIRCUIT PACKAGES
[patent_app_type] => utility
[patent_app_number] => 17/458667
[patent_app_country] => US
[patent_app_date] => 2021-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5451
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17458667
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/458667 | Solder surface features for integrated circuit packages | Aug 26, 2021 | Issued |
Array
(
[id] => 17933398
[patent_doc_number] => 20220328524
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-13
[patent_title] => SEMICONDUCTOR MEMORY DEVICES AND METHODS OF MANUFACTURING THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/459847
[patent_app_country] => US
[patent_app_date] => 2021-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10268
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17459847
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/459847 | Semiconductor memory devices and methods of manufacturing thereof | Aug 26, 2021 | Issued |
Array
(
[id] => 18210996
[patent_doc_number] => 20230057258
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-23
[patent_title] => SELECTIVE PATTERNING WITH MOLECULAR LAYER DEPOSITION
[patent_app_type] => utility
[patent_app_number] => 17/407504
[patent_app_country] => US
[patent_app_date] => 2021-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6511
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17407504
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/407504 | Selective patterning with molecular layer deposition | Aug 19, 2021 | Issued |
Array
(
[id] => 17431895
[patent_doc_number] => 20220059604
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-24
[patent_title] => Image Sensor for Time Delay and Integration Imaging and a Method for Imaging Using an Array of Photo-Sensitive Elements
[patent_app_type] => utility
[patent_app_number] => 17/400247
[patent_app_country] => US
[patent_app_date] => 2021-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8528
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17400247
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/400247 | Image sensor for time delay and integration imaging and a method for imaging using an array of photo-sensitive elements | Aug 11, 2021 | Issued |
Array
(
[id] => 18696311
[patent_doc_number] => 20230326747
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-12
[patent_title] => METHOD FOR PRODUCING A FERROELECTRIC LAYER OR AN ANTIFERROELECTRIC LAYER
[patent_app_type] => utility
[patent_app_number] => 18/040989
[patent_app_country] => US
[patent_app_date] => 2021-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2951
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18040989
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/040989 | Method for producing a ferroelectric layer or an antiferroelectric layer | Aug 9, 2021 | Issued |
Array
(
[id] => 18977353
[patent_doc_number] => 20240057445
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-15
[patent_title] => IRREGULARLY-SHAPED DISPLAY PANEL AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/593979
[patent_app_country] => US
[patent_app_date] => 2021-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5747
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17593979
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/593979 | Irregularly-shaped display panel and display device | Aug 5, 2021 | Issued |
Array
(
[id] => 17963569
[patent_doc_number] => 20220344150
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-27
[patent_title] => STACKED WAFER STRUCTURE AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/394977
[patent_app_country] => US
[patent_app_date] => 2021-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9713
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17394977
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/394977 | Stacked wafer structure and method for forming the same | Aug 4, 2021 | Issued |
Array
(
[id] => 17247169
[patent_doc_number] => 20210366914
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-25
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/394914
[patent_app_country] => US
[patent_app_date] => 2021-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8834
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17394914
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/394914 | Semiconductor device and manufacturing method thereof | Aug 4, 2021 | Issued |
Array
(
[id] => 17886666
[patent_doc_number] => 20220302144
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-22
[patent_title] => THREE-DIMENSIONAL MEMORY DEVICE STRUCTURES AND METHODS
[patent_app_type] => utility
[patent_app_number] => 17/387954
[patent_app_country] => US
[patent_app_date] => 2021-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19146
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17387954
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/387954 | Three-dimensional memory device structures and methods | Jul 27, 2021 | Issued |
Array
(
[id] => 17217907
[patent_doc_number] => 20210351245
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-11
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/380074
[patent_app_country] => US
[patent_app_date] => 2021-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8447
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17380074
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/380074 | Display device | Jul 19, 2021 | Issued |
Array
(
[id] => 18140450
[patent_doc_number] => 20230014289
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => Integrated Assemblies and Methods of Forming Integrated Assemblies
[patent_app_type] => utility
[patent_app_number] => 17/379012
[patent_app_country] => US
[patent_app_date] => 2021-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8937
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -34
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17379012
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/379012 | Integrated assemblies and methods of forming integrated assemblies | Jul 18, 2021 | Issued |
Array
(
[id] => 18601836
[patent_doc_number] => 20230276641
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-31
[patent_title] => PHOTOELECTRIC CONVERSION ELEMENT AND IMAGING DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/006569
[patent_app_country] => US
[patent_app_date] => 2021-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21381
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18006569
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/006569 | PHOTOELECTRIC CONVERSION ELEMENT AND IMAGING DEVICE | Jul 15, 2021 | Pending |
Array
(
[id] => 18040320
[patent_doc_number] => 20220384537
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-01
[patent_title] => DISPLAY SUBSTRATE AND PREPARATION METHOD THEREFOR, AND DISPLAY APPARATUS
[patent_app_type] => utility
[patent_app_number] => 17/770044
[patent_app_country] => US
[patent_app_date] => 2021-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13945
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17770044
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/770044 | Display substrate and preparation method therefor, and display apparatus | Jul 5, 2021 | Issued |
Array
(
[id] => 17159054
[patent_doc_number] => 20210320105
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-14
[patent_title] => METHOD FOR FABRICATING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/355272
[patent_app_country] => US
[patent_app_date] => 2021-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8811
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17355272
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/355272 | Method for fabricating semiconductor device | Jun 22, 2021 | Issued |
Array
(
[id] => 18859176
[patent_doc_number] => 11856786
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-26
[patent_title] => Integrated circuit including three-dimensional memory device
[patent_app_type] => utility
[patent_app_number] => 17/347596
[patent_app_country] => US
[patent_app_date] => 2021-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 10606
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17347596
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/347596 | Integrated circuit including three-dimensional memory device | Jun 14, 2021 | Issued |
Array
(
[id] => 17991586
[patent_doc_number] => 20220357623
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-10
[patent_title] => PIXEL STRUCTURE AND DISPLAY PANEL INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/419791
[patent_app_country] => US
[patent_app_date] => 2021-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5718
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17419791
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/419791 | Pixel structure and display panel including the same | May 27, 2021 | Issued |
Array
(
[id] => 18040548
[patent_doc_number] => 20220384765
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-01
[patent_title] => DISPLAY PANEL AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/330036
[patent_app_country] => US
[patent_app_date] => 2021-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9059
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17330036
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/330036 | Display panel and display device | May 24, 2021 | Issued |