
Brandon S. Cole
Examiner (ID: 2126, Phone: (571)270-5075 , Office: P/2842 )
| Most Active Art Unit | 2842 |
| Art Unit(s) | 2842, 2128, 2816, 2122 |
| Total Applications | 1492 |
| Issued Applications | 1184 |
| Pending Applications | 72 |
| Abandoned Applications | 258 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14065159
[patent_doc_number] => 10236895
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-03-19
[patent_title] => Method and circuits for fine-controlled phase/frequency offsets in phase-locked loops
[patent_app_type] => utility
[patent_app_number] => 15/846353
[patent_app_country] => US
[patent_app_date] => 2017-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 6619
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 327
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15846353
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/846353 | Method and circuits for fine-controlled phase/frequency offsets in phase-locked loops | Dec 18, 2017 | Issued |
Array
(
[id] => 13272341
[patent_doc_number] => 10148261
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-12-04
[patent_title] => On chip adaptive jitter reduction hardware method for LVDS systems
[patent_app_type] => utility
[patent_app_number] => 15/845466
[patent_app_country] => US
[patent_app_date] => 2017-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8687
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15845466
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/845466 | On chip adaptive jitter reduction hardware method for LVDS systems | Dec 17, 2017 | Issued |
Array
(
[id] => 15235601
[patent_doc_number] => 10505534
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-10
[patent_title] => High voltage low current enable pin startup circuit
[patent_app_type] => utility
[patent_app_number] => 15/843089
[patent_app_country] => US
[patent_app_date] => 2017-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 5068
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15843089
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/843089 | High voltage low current enable pin startup circuit | Dec 14, 2017 | Issued |
Array
(
[id] => 17331794
[patent_doc_number] => 11222259
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-11
[patent_title] => Counter based resistive processing unit for programmable and reconfigurable artificial-neural-networks
[patent_app_type] => utility
[patent_app_number] => 15/840322
[patent_app_country] => US
[patent_app_date] => 2017-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 17
[patent_no_of_words] => 11322
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15840322
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/840322 | Counter based resistive processing unit for programmable and reconfigurable artificial-neural-networks | Dec 12, 2017 | Issued |
Array
(
[id] => 13628007
[patent_doc_number] => 20180365555
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-20
[patent_title] => ARTIFICIAL INTELLIGENCE BASED ALGORITHM FOR PREDICTING PIPELINE LEAK AND CORROSION DETECTION
[patent_app_type] => utility
[patent_app_number] => 15/840535
[patent_app_country] => US
[patent_app_date] => 2017-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2342
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15840535
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/840535 | ARTIFICIAL INTELLIGENCE BASED ALGORITHM FOR PREDICTING PIPELINE LEAK AND CORROSION DETECTION | Dec 12, 2017 | Abandoned |
Array
(
[id] => 14333059
[patent_doc_number] => 10297558
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-05-21
[patent_title] => Trimming method, trimming circuity, and trimming system for integrated circuit with memory usage reduction
[patent_app_type] => utility
[patent_app_number] => 15/839813
[patent_app_country] => US
[patent_app_date] => 2017-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3124
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15839813
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/839813 | Trimming method, trimming circuity, and trimming system for integrated circuit with memory usage reduction | Dec 11, 2017 | Issued |
Array
(
[id] => 17283469
[patent_doc_number] => 11200501
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-12-14
[patent_title] => Accurate and interpretable rules for user segmentation
[patent_app_type] => utility
[patent_app_number] => 15/837929
[patent_app_country] => US
[patent_app_date] => 2017-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 13734
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 329
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15837929
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/837929 | Accurate and interpretable rules for user segmentation | Dec 10, 2017 | Issued |
Array
(
[id] => 13972873
[patent_doc_number] => 10215784
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-02-26
[patent_title] => Measuring apparatus including phase locked loop and measuring method thereof
[patent_app_type] => utility
[patent_app_number] => 15/832942
[patent_app_country] => US
[patent_app_date] => 2017-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 5485
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15832942
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/832942 | Measuring apparatus including phase locked loop and measuring method thereof | Dec 5, 2017 | Issued |
Array
(
[id] => 14379511
[patent_doc_number] => 20190163668
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-30
[patent_title] => NEGATIVE SAMPLING
[patent_app_type] => utility
[patent_app_number] => 15/827329
[patent_app_country] => US
[patent_app_date] => 2017-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17579
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15827329
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/827329 | Negative sampling | Nov 29, 2017 | Issued |
Array
(
[id] => 14383765
[patent_doc_number] => 20190165795
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-30
[patent_title] => EFFICIENT DIFFERENTIAL CHARGE PUMP WITH SENSE AND COMMON MODE CONTROL
[patent_app_type] => utility
[patent_app_number] => 15/825903
[patent_app_country] => US
[patent_app_date] => 2017-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5879
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15825903
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/825903 | Efficient differential charge pump with sense and common mode control | Nov 28, 2017 | Issued |
Array
(
[id] => 17001789
[patent_doc_number] => 11080604
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-03
[patent_title] => Computer architecture for emulating digital delay lines in a correlithm object processing system
[patent_app_type] => utility
[patent_app_number] => 15/824835
[patent_app_country] => US
[patent_app_date] => 2017-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 18
[patent_no_of_words] => 19487
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15824835
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/824835 | Computer architecture for emulating digital delay lines in a correlithm object processing system | Nov 27, 2017 | Issued |
Array
(
[id] => 17165340
[patent_doc_number] => 11151442
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-19
[patent_title] => Convolutional neural network processing method and device
[patent_app_type] => utility
[patent_app_number] => 15/822627
[patent_app_country] => US
[patent_app_date] => 2017-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 8508
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 248
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15822627
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/822627 | Convolutional neural network processing method and device | Nov 26, 2017 | Issued |
Array
(
[id] => 13500141
[patent_doc_number] => 20180301613
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-18
[patent_title] => FOUR-PORT CIRCULATOR WITH FREQUENCY CONVERSION BASED ON NONDEGENERATE THREE WAVING MIXING JOSEPHSON DEVICES
[patent_app_type] => utility
[patent_app_number] => 15/813902
[patent_app_country] => US
[patent_app_date] => 2017-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10740
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15813902
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/813902 | Four-port circulator with frequency conversion based on nondegenerate three waving mixing josephson devices | Nov 14, 2017 | Issued |
Array
(
[id] => 16773231
[patent_doc_number] => 10984343
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-20
[patent_title] => Training and estimation of selection behavior of target
[patent_app_type] => utility
[patent_app_number] => 15/811163
[patent_app_country] => US
[patent_app_date] => 2017-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 12477
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 234
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15811163
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/811163 | Training and estimation of selection behavior of target | Nov 12, 2017 | Issued |
Array
(
[id] => 14111881
[patent_doc_number] => 20190097616
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-28
[patent_title] => STATIC COMPENSATION OF AN ACTIVE CLOCK EDGE SHIFT FOR A DUTY CYCLE CORRECTION CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 15/713738
[patent_app_country] => US
[patent_app_date] => 2017-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3922
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15713738
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/713738 | Static compensation of an active clock edge shift for a duty cycle correction circuit | Sep 24, 2017 | Issued |
Array
(
[id] => 12438600
[patent_doc_number] => 09979387
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-05-22
[patent_title] => High speed and high voltage driver
[patent_app_type] => utility
[patent_app_number] => 15/701304
[patent_app_country] => US
[patent_app_date] => 2017-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 25
[patent_no_of_words] => 10240
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15701304
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/701304 | High speed and high voltage driver | Sep 10, 2017 | Issued |
Array
(
[id] => 17223981
[patent_doc_number] => 11176484
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-11-16
[patent_title] => Artificial intelligence system for modeling emotions elicited by videos
[patent_app_type] => utility
[patent_app_number] => 15/695829
[patent_app_country] => US
[patent_app_date] => 2017-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 16764
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 293
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15695829
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/695829 | Artificial intelligence system for modeling emotions elicited by videos | Sep 4, 2017 | Issued |
Array
(
[id] => 17151755
[patent_doc_number] => 11144833
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-12
[patent_title] => Data processing apparatus and method for merging and processing deterministic knowledge and non-deterministic knowledge
[patent_app_type] => utility
[patent_app_number] => 15/692070
[patent_app_country] => US
[patent_app_date] => 2017-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7663
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15692070
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/692070 | Data processing apparatus and method for merging and processing deterministic knowledge and non-deterministic knowledge | Aug 30, 2017 | Issued |
Array
(
[id] => 13020491
[patent_doc_number] => 10033371
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-24
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/679244
[patent_app_country] => US
[patent_app_date] => 2017-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 71
[patent_figures_cnt] => 145
[patent_no_of_words] => 67424
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15679244
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/679244 | Semiconductor device | Aug 16, 2017 | Issued |
Array
(
[id] => 16880392
[patent_doc_number] => 11030543
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-06-08
[patent_title] => Systems and methods for determining likelihood of incident occurrence
[patent_app_type] => utility
[patent_app_number] => 15/676766
[patent_app_country] => US
[patent_app_date] => 2017-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 9352
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 324
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15676766
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/676766 | Systems and methods for determining likelihood of incident occurrence | Aug 13, 2017 | Issued |