
Brandon S. Cole
Examiner (ID: 2216, Phone: (571)270-5075 , Office: P/2842 )
| Most Active Art Unit | 2842 |
| Art Unit(s) | 2122, 2128, 2816, 2842 |
| Total Applications | 1460 |
| Issued Applications | 1165 |
| Pending Applications | 80 |
| Abandoned Applications | 249 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8368616
[patent_doc_number] => 20120218006
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-08-30
[patent_title] => 'INTERNAL VOLTAGE GENERATING CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 13/191801
[patent_app_country] => US
[patent_app_date] => 2011-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5506
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13191801
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/191801 | Internal voltage generating circuit | Jul 26, 2011 | Issued |
Array
(
[id] => 7751406
[patent_doc_number] => 20120025880
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-02-02
[patent_title] => 'Fractional Spur Reduction Using Controlled Clock Jitter'
[patent_app_type] => utility
[patent_app_number] => 13/191329
[patent_app_country] => US
[patent_app_date] => 2011-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 4176
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0025/20120025880.pdf
[firstpage_image] =>[orig_patent_app_number] => 13191329
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/191329 | Fractional spur reduction using controlled clock jitter | Jul 25, 2011 | Issued |
Array
(
[id] => 8091157
[patent_doc_number] => 20120081170
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-04-05
[patent_title] => 'DIVIDER AND MIXER CIRCUIT HAVING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/189256
[patent_app_country] => US
[patent_app_date] => 2011-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 38
[patent_no_of_words] => 12130
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0081/20120081170.pdf
[firstpage_image] =>[orig_patent_app_number] => 13189256
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/189256 | Divider and mixer circuit having the same | Jul 21, 2011 | Issued |
Array
(
[id] => 9075183
[patent_doc_number] => 08552765
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-10-08
[patent_title] => 'Adaptive multi-stage slack borrowing for high performance error resilient computing'
[patent_app_type] => utility
[patent_app_number] => 13/174078
[patent_app_country] => US
[patent_app_date] => 2011-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 5031
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13174078
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/174078 | Adaptive multi-stage slack borrowing for high performance error resilient computing | Jun 29, 2011 | Issued |
Array
(
[id] => 10084243
[patent_doc_number] => 09121586
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-09-01
[patent_title] => 'Lighting effect device and electric device'
[patent_app_type] => utility
[patent_app_number] => 13/807470
[patent_app_country] => US
[patent_app_date] => 2011-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 11
[patent_no_of_words] => 8937
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13807470
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/807470 | Lighting effect device and electric device | Jun 28, 2011 | Issued |
Array
(
[id] => 7739555
[patent_doc_number] => 20120019288
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-01-26
[patent_title] => 'FREQUENCY DIVIDER CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 13/169994
[patent_app_country] => US
[patent_app_date] => 2011-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5381
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0019/20120019288.pdf
[firstpage_image] =>[orig_patent_app_number] => 13169994
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/169994 | Frequency divider circuit | Jun 26, 2011 | Issued |
Array
(
[id] => 8760984
[patent_doc_number] => 08421513
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-16
[patent_title] => 'Master-slave flip-flop circuit'
[patent_app_type] => utility
[patent_app_number] => 13/067452
[patent_app_country] => US
[patent_app_date] => 2011-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 17
[patent_no_of_words] => 8864
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13067452
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/067452 | Master-slave flip-flop circuit | May 31, 2011 | Issued |
Array
(
[id] => 8178766
[patent_doc_number] => 08179185
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-05-15
[patent_title] => 'Sampling mixer, filter device, and radio device'
[patent_app_type] => utility
[patent_app_number] => 13/115398
[patent_app_country] => US
[patent_app_date] => 2011-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 6248
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/179/08179185.pdf
[firstpage_image] =>[orig_patent_app_number] => 13115398
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/115398 | Sampling mixer, filter device, and radio device | May 24, 2011 | Issued |
Array
(
[id] => 8643463
[patent_doc_number] => 08368453
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-05
[patent_title] => 'Switch circuits'
[patent_app_type] => utility
[patent_app_number] => 13/115703
[patent_app_country] => US
[patent_app_date] => 2011-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 7874
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13115703
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/115703 | Switch circuits | May 24, 2011 | Issued |
Array
(
[id] => 6084786
[patent_doc_number] => 20110215854
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-09-08
[patent_title] => 'Clock Distribution Network Architecture with Clock Skew Management'
[patent_app_type] => utility
[patent_app_number] => 13/110439
[patent_app_country] => US
[patent_app_date] => 2011-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 8884
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0215/20110215854.pdf
[firstpage_image] =>[orig_patent_app_number] => 13110439
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/110439 | Clock distribution network architecture with clock skew management | May 17, 2011 | Issued |
Array
(
[id] => 8969459
[patent_doc_number] => 08508278
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-08-13
[patent_title] => 'Apparatus and method for external to internal clock generation'
[patent_app_type] => utility
[patent_app_number] => 13/099153
[patent_app_country] => US
[patent_app_date] => 2011-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 7502
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13099153
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/099153 | Apparatus and method for external to internal clock generation | May 1, 2011 | Issued |
Array
(
[id] => 7649686
[patent_doc_number] => 20110298955
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-08
[patent_title] => 'Clock multiplying circuit, solid-state imaging device, and phase-shift circuit'
[patent_app_type] => utility
[patent_app_number] => 13/064912
[patent_app_country] => US
[patent_app_date] => 2011-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8684
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0298/20110298955.pdf
[firstpage_image] =>[orig_patent_app_number] => 13064912
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/064912 | Clock multiplying circuit, solid-state imaging device, and phase-shift circuit | Apr 25, 2011 | Abandoned |
Array
(
[id] => 8812488
[patent_doc_number] => 20130113533
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-09
[patent_title] => 'TEMPERATURE COMPENSATED FREQUENCY REFERENCE COMPRISING TWO MEMS OSCILLATORS'
[patent_app_type] => utility
[patent_app_number] => 13/642388
[patent_app_country] => US
[patent_app_date] => 2011-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2221
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13642388
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/642388 | TEMPERATURE COMPENSATED FREQUENCY REFERENCE COMPRISING TWO MEMS OSCILLATORS | Apr 19, 2011 | Abandoned |
Array
(
[id] => 8262744
[patent_doc_number] => 20120162174
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-28
[patent_title] => 'DRIVING MODULE FOR DIGITAL VISUAL INTERFACE'
[patent_app_type] => utility
[patent_app_number] => 13/086214
[patent_app_country] => US
[patent_app_date] => 2011-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 692
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13086214
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/086214 | Driving module for digital visual interface | Apr 12, 2011 | Issued |
Array
(
[id] => 7480795
[patent_doc_number] => 20110248756
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-10-13
[patent_title] => 'SEMICONDUCTOR CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 13/084071
[patent_app_country] => US
[patent_app_date] => 2011-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6173
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0248/20110248756.pdf
[firstpage_image] =>[orig_patent_app_number] => 13084071
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/084071 | SEMICONDUCTOR CIRCUIT | Apr 10, 2011 | Abandoned |
Array
(
[id] => 9021235
[patent_doc_number] => 08531222
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-09-10
[patent_title] => 'Phase locked loop circuit with selectable feedback paths'
[patent_app_type] => utility
[patent_app_number] => 13/079595
[patent_app_country] => US
[patent_app_date] => 2011-04-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7080
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13079595
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/079595 | Phase locked loop circuit with selectable feedback paths | Apr 3, 2011 | Issued |
Array
(
[id] => 8427318
[patent_doc_number] => 20120249193
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-10-04
[patent_title] => 'MEASUREMENT INITIALIZATION CIRCUITRY'
[patent_app_type] => utility
[patent_app_number] => 13/074945
[patent_app_country] => US
[patent_app_date] => 2011-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4814
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13074945
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/074945 | Measurement initialization circuitry | Mar 28, 2011 | Issued |
Array
(
[id] => 8427324
[patent_doc_number] => 20120249198
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-10-04
[patent_title] => 'DUAL LOOP PHASE LOCKED LOOP WITH LOW VOLTAGE-CONTROLLED OSCILLATOR GAIN'
[patent_app_type] => utility
[patent_app_number] => 13/072818
[patent_app_country] => US
[patent_app_date] => 2011-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6066
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13072818
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/072818 | Dual loop phase locked loop with low voltage-controlled oscillator gain | Mar 27, 2011 | Issued |
Array
(
[id] => 7796544
[patent_doc_number] => 08125252
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-02-28
[patent_title] => 'Multi-phase signal generator and method'
[patent_app_type] => utility
[patent_app_number] => 13/070311
[patent_app_country] => US
[patent_app_date] => 2011-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5158
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/125/08125252.pdf
[firstpage_image] =>[orig_patent_app_number] => 13070311
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/070311 | Multi-phase signal generator and method | Mar 22, 2011 | Issued |
Array
(
[id] => 6099731
[patent_doc_number] => 20110163786
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-07-07
[patent_title] => 'MULTI-PHASE SIGNAL GENERATOR AND METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/049264
[patent_app_country] => US
[patent_app_date] => 2011-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5528
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0163/20110163786.pdf
[firstpage_image] =>[orig_patent_app_number] => 13049264
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/049264 | Multi-phase signal generator and method | Mar 15, 2011 | Issued |