
Branon C. Painter
Examiner (ID: 11060)
| Most Active Art Unit | 3635 |
| Art Unit(s) | 3633, 3635 |
| Total Applications | 434 |
| Issued Applications | 193 |
| Pending Applications | 4 |
| Abandoned Applications | 238 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16077549
[patent_doc_number] => 20200192761
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-18
[patent_title] => Load and Save Recovery Partition Using Mobile Device
[patent_app_type] => utility
[patent_app_number] => 16/221463
[patent_app_country] => US
[patent_app_date] => 2018-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3697
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16221463
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/221463 | Load and save recovery partition using mobile device | Dec 14, 2018 | Issued |
Array
(
[id] => 14107319
[patent_doc_number] => 20190095335
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-28
[patent_title] => OPPORTUNISTIC INCREASE OF WAYS IN MEMORY-SIDE CACHE
[patent_app_type] => utility
[patent_app_number] => 16/203847
[patent_app_country] => US
[patent_app_date] => 2018-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16542
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16203847
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/203847 | Opportunistic increase of ways in memory-side cache | Nov 28, 2018 | Issued |
Array
(
[id] => 14076911
[patent_doc_number] => 20190087343
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-21
[patent_title] => Methods for Caching and Reading Data to be Programmed into a Storage Unit and Apparatuses Using the Same
[patent_app_type] => utility
[patent_app_number] => 16/193156
[patent_app_country] => US
[patent_app_date] => 2018-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3078
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16193156
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/193156 | Methods for caching and reading data to be programmed into a storage unit and apparatuses using the same | Nov 15, 2018 | Issued |
Array
(
[id] => 15902713
[patent_doc_number] => 20200150876
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-14
[patent_title] => TECHNIQUES FOR DETERMINING THE EXTENT OF DATA LOSS AS A RESULT OF A DATA STORAGE SYSTEM FAILURE
[patent_app_type] => utility
[patent_app_number] => 16/184810
[patent_app_country] => US
[patent_app_date] => 2018-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9548
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16184810
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/184810 | Techniques for determining the extent of data loss as a result of a data storage system failure | Nov 7, 2018 | Issued |
Array
(
[id] => 15903091
[patent_doc_number] => 20200151065
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-14
[patent_title] => DETERMINING A RECOVERY MECHANISM IN A STORAGE SYSTEM USING A MACHINE LEARNING MODULE
[patent_app_type] => utility
[patent_app_number] => 16/184681
[patent_app_country] => US
[patent_app_date] => 2018-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8415
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16184681
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/184681 | Determining a recovery mechanism in a storage system using a machine learning module | Nov 7, 2018 | Issued |
Array
(
[id] => 15870849
[patent_doc_number] => 20200142828
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-07
[patent_title] => EFFICIENT GLOBAL CACHE PARTITION AND DYNAMIC SIZING FOR SHARED STORAGE WORKLOADS
[patent_app_type] => utility
[patent_app_number] => 16/178515
[patent_app_country] => US
[patent_app_date] => 2018-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6758
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16178515
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/178515 | Efficient global cache partition and dynamic sizing for shared storage workloads | Oct 31, 2018 | Issued |
Array
(
[id] => 16494200
[patent_doc_number] => 10860241
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-08
[patent_title] => Storage system configured for token-based data transfer in active-active configuration with synchronous replication
[patent_app_type] => utility
[patent_app_number] => 16/169646
[patent_app_country] => US
[patent_app_date] => 2018-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 14194
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16169646
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/169646 | Storage system configured for token-based data transfer in active-active configuration with synchronous replication | Oct 23, 2018 | Issued |
Array
(
[id] => 16431574
[patent_doc_number] => 10831656
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-10
[patent_title] => System and method to improve input output command latency by dynamic size logical to physical caching
[patent_app_type] => utility
[patent_app_number] => 16/157076
[patent_app_country] => US
[patent_app_date] => 2018-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6173
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16157076
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/157076 | System and method to improve input output command latency by dynamic size logical to physical caching | Oct 9, 2018 | Issued |
Array
(
[id] => 14161701
[patent_doc_number] => 20190107953
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-11
[patent_title] => CACHING OF METADATA FOR DEDUPLICATED LUNs
[patent_app_type] => utility
[patent_app_number] => 16/152292
[patent_app_country] => US
[patent_app_date] => 2018-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12687
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16152292
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/152292 | Caching of metadata for deduplicated luns | Oct 3, 2018 | Issued |
Array
(
[id] => 15459233
[patent_doc_number] => 20200042441
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => MEMORY MANAGEMENT METHOD AND STORAGE CONTROLLER
[patent_app_type] => utility
[patent_app_number] => 16/137539
[patent_app_country] => US
[patent_app_date] => 2018-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9423
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16137539
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/137539 | Memory management method and storage controller | Sep 19, 2018 | Issued |
Array
(
[id] => 15687513
[patent_doc_number] => 20200098420
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-26
[patent_title] => SELECTIVE VOLATILE MEMORY REFRESH VIA MEMORY-SIDE DATA VALID INDICATION
[patent_app_type] => utility
[patent_app_number] => 16/137496
[patent_app_country] => US
[patent_app_date] => 2018-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6966
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16137496
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/137496 | Selective volatile memory refresh via memory-side data valid indication | Sep 19, 2018 | Issued |
Array
(
[id] => 15459231
[patent_doc_number] => 20200042440
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => MEMORY MANAGEMENT METHOD AND STORAGE CONTROLLER
[patent_app_type] => utility
[patent_app_number] => 16/137523
[patent_app_country] => US
[patent_app_date] => 2018-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8202
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16137523
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/137523 | Memory management method and storage controller | Sep 19, 2018 | Issued |
Array
(
[id] => 15653787
[patent_doc_number] => 20200089424
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-19
[patent_title] => POOL-LEVEL STORAGE MANAGEMENT
[patent_app_type] => utility
[patent_app_number] => 16/130740
[patent_app_country] => US
[patent_app_date] => 2018-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9125
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16130740
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/130740 | Pool-level storage management | Sep 12, 2018 | Issued |
Array
(
[id] => 17046584
[patent_doc_number] => 11099764
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-24
[patent_title] => Method for amending the firmware of a resource constrained device
[patent_app_type] => utility
[patent_app_number] => 16/646629
[patent_app_country] => US
[patent_app_date] => 2018-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5913
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 277
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16646629
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/646629 | Method for amending the firmware of a resource constrained device | Sep 9, 2018 | Issued |
Array
(
[id] => 16551783
[patent_doc_number] => 10884943
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-05
[patent_title] => Speculative checkin of ERAT cache entries
[patent_app_type] => utility
[patent_app_number] => 16/117099
[patent_app_country] => US
[patent_app_date] => 2018-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 9246
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16117099
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/117099 | Speculative checkin of ERAT cache entries | Aug 29, 2018 | Issued |
Array
(
[id] => 15231377
[patent_doc_number] => 10503410
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-10
[patent_title] => Apparatus and method for enforcing timing requirements for a memory device
[patent_app_type] => utility
[patent_app_number] => 16/116813
[patent_app_country] => US
[patent_app_date] => 2018-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 5803
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16116813
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/116813 | Apparatus and method for enforcing timing requirements for a memory device | Aug 28, 2018 | Issued |
Array
(
[id] => 16307568
[patent_doc_number] => 10776362
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-15
[patent_title] => Memory devices for pattern matching
[patent_app_type] => utility
[patent_app_number] => 16/113055
[patent_app_country] => US
[patent_app_date] => 2018-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 15
[patent_no_of_words] => 7133
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16113055
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/113055 | Memory devices for pattern matching | Aug 26, 2018 | Issued |
Array
(
[id] => 13629229
[patent_doc_number] => 20180366167
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-20
[patent_title] => APPARATUSES AND METHODS FOR CONCURRENTLY ACCESSING DIFFERENT MEMORY PLANES OF A MEMORY
[patent_app_type] => utility
[patent_app_number] => 16/109628
[patent_app_country] => US
[patent_app_date] => 2018-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5702
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16109628
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/109628 | Apparatuses and methods for concurrently accessing different memory planes of a memory | Aug 21, 2018 | Issued |
Array
(
[id] => 13610861
[patent_doc_number] => 20180356980
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-13
[patent_title] => MEMORY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/105476
[patent_app_country] => US
[patent_app_date] => 2018-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6250
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16105476
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/105476 | MEMORY SYSTEM | Aug 19, 2018 | Abandoned |
Array
(
[id] => 16186108
[patent_doc_number] => 10719440
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-21
[patent_title] => Semiconductor device and memory access method
[patent_app_type] => utility
[patent_app_number] => 16/057713
[patent_app_country] => US
[patent_app_date] => 2018-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7068
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 263
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16057713
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/057713 | Semiconductor device and memory access method | Aug 6, 2018 | Issued |