
Branon C. Painter
Examiner (ID: 11060)
| Most Active Art Unit | 3635 |
| Art Unit(s) | 3633, 3635 |
| Total Applications | 434 |
| Issued Applications | 193 |
| Pending Applications | 4 |
| Abandoned Applications | 238 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16322917
[patent_doc_number] => 10782880
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-22
[patent_title] => Apparatus and method for providing storage for providing cloud services
[patent_app_type] => utility
[patent_app_number] => 16/057717
[patent_app_country] => US
[patent_app_date] => 2018-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8666
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16057717
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/057717 | Apparatus and method for providing storage for providing cloud services | Aug 6, 2018 | Issued |
Array
(
[id] => 15919629
[patent_doc_number] => 10657054
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-19
[patent_title] => Handling renames in an overlay optimizer
[patent_app_type] => utility
[patent_app_number] => 16/057707
[patent_app_country] => US
[patent_app_date] => 2018-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5768
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16057707
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/057707 | Handling renames in an overlay optimizer | Aug 6, 2018 | Issued |
Array
(
[id] => 15500411
[patent_doc_number] => 20200050394
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-13
[patent_title] => PREVENTING CROSS-VOLUME FILE MOVES IN AN OVERLAY OPTIMIZER
[patent_app_type] => utility
[patent_app_number] => 16/057702
[patent_app_country] => US
[patent_app_date] => 2018-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5889
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16057702
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/057702 | Preventing cross-volume file moves in an overlay optimizer | Aug 6, 2018 | Issued |
Array
(
[id] => 15151619
[patent_doc_number] => 20190354287
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-21
[patent_title] => METHOD FOR RAPID REFERENCE OBJECT STORAGE FORMAT FOR CHROMA SUBSAMPLED IMAGES
[patent_app_type] => utility
[patent_app_number] => 16/056515
[patent_app_country] => US
[patent_app_date] => 2018-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20175
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16056515
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/056515 | Method for rapid reference object storage format for chroma subsampled images | Aug 5, 2018 | Issued |
Array
(
[id] => 13569155
[patent_doc_number] => 20180336125
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-22
[patent_title] => UNIFIED PAGING SCHEME FOR DENSE AND SPARSE TRANSLATION TABLES ON FLASH STORAGE SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 16/051370
[patent_app_country] => US
[patent_app_date] => 2018-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 24625
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16051370
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/051370 | Unified paging scheme for dense and sparse translation tables on flash storage systems | Jul 30, 2018 | Issued |
Array
(
[id] => 15670275
[patent_doc_number] => 10599364
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-24
[patent_title] => Command processing method and storage controller
[patent_app_type] => utility
[patent_app_number] => 16/046994
[patent_app_country] => US
[patent_app_date] => 2018-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2750
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16046994
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/046994 | Command processing method and storage controller | Jul 25, 2018 | Issued |
Array
(
[id] => 13556179
[patent_doc_number] => 20180329637
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-15
[patent_title] => INCREMENTAL SNAPSHOT BASED TECHNIQUE ON PAGED TRANSLATION SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 16/041713
[patent_app_country] => US
[patent_app_date] => 2018-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 24379
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16041713
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/041713 | Incremental snapshot based technique on paged translation systems | Jul 19, 2018 | Issued |
Array
(
[id] => 16217281
[patent_doc_number] => 10733095
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-04
[patent_title] => Performing garbage collection on an object array using array chunk references
[patent_app_type] => utility
[patent_app_number] => 16/040550
[patent_app_country] => US
[patent_app_date] => 2018-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 17
[patent_no_of_words] => 15483
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16040550
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/040550 | Performing garbage collection on an object array using array chunk references | Jul 19, 2018 | Issued |
Array
(
[id] => 13541015
[patent_doc_number] => 20180322054
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-08
[patent_title] => MULTIPLE DATA CHANNEL MEMORY MODULE ARCHITECTURE
[patent_app_type] => utility
[patent_app_number] => 16/038571
[patent_app_country] => US
[patent_app_date] => 2018-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14164
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16038571
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/038571 | Multiple data channel memory module architecture | Jul 17, 2018 | Issued |
Array
(
[id] => 16130105
[patent_doc_number] => 10698813
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-30
[patent_title] => Memory allocation system for multi-tier memory
[patent_app_type] => utility
[patent_app_number] => 16/034216
[patent_app_country] => US
[patent_app_date] => 2018-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4242
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16034216
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/034216 | Memory allocation system for multi-tier memory | Jul 11, 2018 | Issued |
Array
(
[id] => 16200739
[patent_doc_number] => 10725902
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-28
[patent_title] => Methods for scheduling read commands and apparatuses using the same
[patent_app_type] => utility
[patent_app_number] => 16/031598
[patent_app_country] => US
[patent_app_date] => 2018-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3968
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16031598
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/031598 | Methods for scheduling read commands and apparatuses using the same | Jul 9, 2018 | Issued |
Array
(
[id] => 13512137
[patent_doc_number] => 20180307611
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-25
[patent_title] => SENSING DEVICE DATA CACHING
[patent_app_type] => utility
[patent_app_number] => 16/020992
[patent_app_country] => US
[patent_app_date] => 2018-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8592
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16020992
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/020992 | Sensing device data caching | Jun 26, 2018 | Issued |
Array
(
[id] => 13595427
[patent_doc_number] => 20180349262
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-06
[patent_title] => BOOTING AN APPLICATION FROM MULTIPLE MEMORIES
[patent_app_type] => utility
[patent_app_number] => 16/010142
[patent_app_country] => US
[patent_app_date] => 2018-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3394
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16010142
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/010142 | Booting an application from multiple memories | Jun 14, 2018 | Issued |
Array
(
[id] => 13626715
[patent_doc_number] => 20180364909
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-20
[patent_title] => APPARATUS AND METHOD TO SHARE HOST SYSTEM RAM WITH MASS STORAGE MEMORY RAM
[patent_app_type] => utility
[patent_app_number] => 15/989695
[patent_app_country] => US
[patent_app_date] => 2018-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4853
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15989695
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/989695 | Apparatus and method to share host system RAM with mass storage memory RAM | May 24, 2018 | Issued |
Array
(
[id] => 13449177
[patent_doc_number] => 20180276131
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-27
[patent_title] => EXTRACT TARGET CACHE ATTRIBUTE FACILITY AND INSTRUCTION THEREFOR
[patent_app_type] => utility
[patent_app_number] => 15/986911
[patent_app_country] => US
[patent_app_date] => 2018-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15711
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15986911
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/986911 | Extract target cache attribute facility and instruction therefor | May 22, 2018 | Issued |
Array
(
[id] => 13594567
[patent_doc_number] => 20180348832
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-06
[patent_title] => Memory Controller with Processor for Generating Interface Adjustment Signals
[patent_app_type] => utility
[patent_app_number] => 15/972025
[patent_app_country] => US
[patent_app_date] => 2018-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18662
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15972025
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/972025 | Memory controller with processor for generating interface adjustment signals | May 3, 2018 | Issued |
Array
(
[id] => 13304205
[patent_doc_number] => 20180203639
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-19
[patent_title] => METHOD AND SYSTEM FOR RECONFIGURABLE PARALLEL LOOKUPS USING MULTIPLE SHARED MEMORIES
[patent_app_type] => utility
[patent_app_number] => 15/923851
[patent_app_country] => US
[patent_app_date] => 2018-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6138
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -29
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15923851
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/923851 | Method and system for reconfigurable parallel lookups using multiple shared memories | Mar 15, 2018 | Issued |
Array
(
[id] => 12891799
[patent_doc_number] => 20180189108
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-05
[patent_title] => REPLICATION OF A VIRTUALIZED COMPUTING ENVIRONMENT TO A COMPUTING SYSTEM WITH OFFLINE HOSTS
[patent_app_type] => utility
[patent_app_number] => 15/909960
[patent_app_country] => US
[patent_app_date] => 2018-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6771
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15909960
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/909960 | Replication of a virtualized computing environment to a computing system with offline hosts | Feb 28, 2018 | Issued |
Array
(
[id] => 14034385
[patent_doc_number] => 10228943
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-03-12
[patent_title] => Prefetching of discontiguous storage locations in anticipation of transactional execution
[patent_app_type] => utility
[patent_app_number] => 15/904505
[patent_app_country] => US
[patent_app_date] => 2018-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 16
[patent_no_of_words] => 21795
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15904505
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/904505 | Prefetching of discontiguous storage locations in anticipation of transactional execution | Feb 25, 2018 | Issued |
Array
(
[id] => 14202931
[patent_doc_number] => 10268582
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-23
[patent_title] => Operating different processor cache levels
[patent_app_type] => utility
[patent_app_number] => 15/896537
[patent_app_country] => US
[patent_app_date] => 2018-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 10209
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 299
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15896537
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/896537 | Operating different processor cache levels | Feb 13, 2018 | Issued |