Brian Hartnett
Examiner (ID: 15264)
Most Active Art Unit | 1644 |
Art Unit(s) | 1644 |
Total Applications | 167 |
Issued Applications | 57 |
Pending Applications | 71 |
Abandoned Applications | 39 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 4756623
[patent_doc_number] => 20080308848
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-18
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/119070
[patent_app_country] => US
[patent_app_date] => 2008-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 8552
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0308/20080308848.pdf
[firstpage_image] =>[orig_patent_app_number] => 12119070
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/119070 | Semiconductor device including n-type and p-type FinFET's constituting an inverter structure | May 11, 2008 | Issued |
Array
(
[id] => 4849602
[patent_doc_number] => 20080315344
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-25
[patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 12/119099
[patent_app_country] => US
[patent_app_date] => 2008-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3333
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0315/20080315344.pdf
[firstpage_image] =>[orig_patent_app_number] => 12119099
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/119099 | Semiconductor integrated circuit | May 11, 2008 | Issued |
Array
(
[id] => 4775931
[patent_doc_number] => 20080283929
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-20
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/118730
[patent_app_country] => US
[patent_app_date] => 2008-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 9936
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0283/20080283929.pdf
[firstpage_image] =>[orig_patent_app_number] => 12118730
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/118730 | SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF THE SAME | May 10, 2008 | Abandoned |
Array
(
[id] => 4673385
[patent_doc_number] => 20080211013
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-09-04
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE WITH VERTICAL CHANNEL TRANSISTOR AND METHOD OF FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/118268
[patent_app_country] => US
[patent_app_date] => 2008-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 53
[patent_figures_cnt] => 53
[patent_no_of_words] => 8464
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0211/20080211013.pdf
[firstpage_image] =>[orig_patent_app_number] => 12118268
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/118268 | Semiconductor memory device with vertical channel formed on semiconductor pillars | May 8, 2008 | Issued |
Array
(
[id] => 4568858
[patent_doc_number] => 07858477
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-12-28
[patent_title] => 'Forming a buried bit line in a bulb-shaped trench'
[patent_app_type] => utility
[patent_app_number] => 12/117429
[patent_app_country] => US
[patent_app_date] => 2008-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 2101
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/858/07858477.pdf
[firstpage_image] =>[orig_patent_app_number] => 12117429
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/117429 | Forming a buried bit line in a bulb-shaped trench | May 7, 2008 | Issued |
Array
(
[id] => 5313615
[patent_doc_number] => 20090278213
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-11-12
[patent_title] => 'ELECTRODE ARRAYS AND METHODS OF FABRICATING THE SAME USING PRINTING PLATES TO ARRANGE PARTICLES IN AN ARRAY'
[patent_app_type] => utility
[patent_app_number] => 12/117000
[patent_app_country] => US
[patent_app_date] => 2008-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2434
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0278/20090278213.pdf
[firstpage_image] =>[orig_patent_app_number] => 12117000
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/117000 | ELECTRODE ARRAYS AND METHODS OF FABRICATING THE SAME USING PRINTING PLATES TO ARRANGE PARTICLES IN AN ARRAY | May 7, 2008 | Abandoned |
Array
(
[id] => 4510803
[patent_doc_number] => 07915692
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-03-29
[patent_title] => 'Semiconductor structure including gateline surrounding source and drain pillars'
[patent_app_type] => utility
[patent_app_number] => 12/116748
[patent_app_country] => US
[patent_app_date] => 2008-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 128
[patent_figures_cnt] => 130
[patent_no_of_words] => 14145
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/915/07915692.pdf
[firstpage_image] =>[orig_patent_app_number] => 12116748
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/116748 | Semiconductor structure including gateline surrounding source and drain pillars | May 6, 2008 | Issued |
Array
(
[id] => 4577325
[patent_doc_number] => 07855428
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-12-21
[patent_title] => 'Conductive liner at an interface between a shallow trench isolation structure and a buried oxide layer'
[patent_app_type] => utility
[patent_app_number] => 12/115699
[patent_app_country] => US
[patent_app_date] => 2008-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 2109
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/855/07855428.pdf
[firstpage_image] =>[orig_patent_app_number] => 12115699
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/115699 | Conductive liner at an interface between a shallow trench isolation structure and a buried oxide layer | May 5, 2008 | Issued |
Array
(
[id] => 4724034
[patent_doc_number] => 20080203575
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-28
[patent_title] => 'Integrated Circuit with Re-Route Layer and Stacked Die Assembly'
[patent_app_type] => utility
[patent_app_number] => 12/116079
[patent_app_country] => US
[patent_app_date] => 2008-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6416
[patent_no_of_claims] => 52
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0203/20080203575.pdf
[firstpage_image] =>[orig_patent_app_number] => 12116079
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/116079 | Integrated circuit with re-route layer and stacked die assembly | May 5, 2008 | Issued |
Array
(
[id] => 4958063
[patent_doc_number] => 20080272487
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-06
[patent_title] => 'SYSTEM FOR IMPLEMENTING HARD-METAL WIRE BONDS'
[patent_app_type] => utility
[patent_app_number] => 12/115510
[patent_app_country] => US
[patent_app_date] => 2008-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4742
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0272/20080272487.pdf
[firstpage_image] =>[orig_patent_app_number] => 12115510
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/115510 | SYSTEM FOR IMPLEMENTING HARD-METAL WIRE BONDS | May 4, 2008 | Abandoned |
Array
(
[id] => 5567438
[patent_doc_number] => 20090250816
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-10-08
[patent_title] => 'ULTRA-THIN DIFFUSION-BARRIER LAYER FOR CU METALLIZATION'
[patent_app_type] => utility
[patent_app_number] => 12/115300
[patent_app_country] => US
[patent_app_date] => 2008-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4639
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0250/20090250816.pdf
[firstpage_image] =>[orig_patent_app_number] => 12115300
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/115300 | ULTRA-THIN DIFFUSION-BARRIER LAYER FOR CU METALLIZATION | May 4, 2008 | Abandoned |
Array
(
[id] => 6199630
[patent_doc_number] => 20110062416
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-03-17
[patent_title] => 'NANOWIRE-BASED PHOTODIODE'
[patent_app_type] => utility
[patent_app_number] => 12/990939
[patent_app_country] => US
[patent_app_date] => 2008-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 7106
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0062/20110062416.pdf
[firstpage_image] =>[orig_patent_app_number] => 12990939
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/990939 | NANOWIRE-BASED PHOTODIODE | May 4, 2008 | Abandoned |
Array
(
[id] => 4724008
[patent_doc_number] => 20080203549
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-28
[patent_title] => 'STACKABLE INTEGRATED CIRCUIT PACKAGE SYSTEM WITH MULTIPLE INTERCONNECT INTERFACE'
[patent_app_type] => utility
[patent_app_number] => 12/113888
[patent_app_country] => US
[patent_app_date] => 2008-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 7869
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0203/20080203549.pdf
[firstpage_image] =>[orig_patent_app_number] => 12113888
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/113888 | Stackable integrated circuit package system with multiple interconnect interface | Apr 30, 2008 | Issued |
Array
(
[id] => 4715223
[patent_doc_number] => 20080237745
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-10-02
[patent_title] => 'SRAM CELL WITH ASYMMETRICAL TRANSISTORS FOR REDUCED LEAKAGE'
[patent_app_type] => utility
[patent_app_number] => 12/113770
[patent_app_country] => US
[patent_app_date] => 2008-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 5375
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0237/20080237745.pdf
[firstpage_image] =>[orig_patent_app_number] => 12113770
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/113770 | SRAM CELL WITH ASYMMETRICAL TRANSISTORS FOR REDUCED LEAKAGE | Apr 30, 2008 | Abandoned |
Array
(
[id] => 8202819
[patent_doc_number] => 08188523
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-05-29
[patent_title] => 'Insulated gate field effect transistor and method of manufacturing same, and image pickup device and method of manufacturing same'
[patent_app_type] => utility
[patent_app_number] => 12/109892
[patent_app_country] => US
[patent_app_date] => 2008-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 15
[patent_no_of_words] => 6967
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/188/08188523.pdf
[firstpage_image] =>[orig_patent_app_number] => 12109892
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/109892 | Insulated gate field effect transistor and method of manufacturing same, and image pickup device and method of manufacturing same | Apr 24, 2008 | Issued |
Array
(
[id] => 4873287
[patent_doc_number] => 20080200021
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-21
[patent_title] => 'SPLIT POLY-SiGe/POLY-Si ALLOY GATE STACK'
[patent_app_type] => utility
[patent_app_number] => 12/104570
[patent_app_country] => US
[patent_app_date] => 2008-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4245
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0200/20080200021.pdf
[firstpage_image] =>[orig_patent_app_number] => 12104570
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/104570 | Split poly-SiGe/poly-Si alloy gate stack | Apr 16, 2008 | Issued |
Array
(
[id] => 8232743
[patent_doc_number] => 08198179
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-06-12
[patent_title] => 'Method for producing group III nitride semiconductor light-emitting device'
[patent_app_type] => utility
[patent_app_number] => 12/439937
[patent_app_country] => US
[patent_app_date] => 2008-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 15965
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/198/08198179.pdf
[firstpage_image] =>[orig_patent_app_number] => 12439937
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/439937 | Method for producing group III nitride semiconductor light-emitting device | Feb 6, 2008 | Issued |
Array
(
[id] => 6327301
[patent_doc_number] => 20100327264
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-30
[patent_title] => 'ELECTROLUMINESCENT DEVICE USING AZOMETHINE-LITHIUM-COMPLEX AS ELECTRON INJECTION LAYER'
[patent_app_type] => utility
[patent_app_number] => 12/521334
[patent_app_country] => US
[patent_app_date] => 2007-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 10201
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0327/20100327264.pdf
[firstpage_image] =>[orig_patent_app_number] => 12521334
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/521334 | ELECTROLUMINESCENT DEVICE USING AZOMETHINE-LITHIUM-COMPLEX AS ELECTRON INJECTION LAYER | Dec 18, 2007 | Abandoned |
Array
(
[id] => 4629218
[patent_doc_number] => 08008102
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-08-30
[patent_title] => 'Method of forming light emitting devices comprising semiconducting single walled carbon nanotubes'
[patent_app_type] => utility
[patent_app_number] => 11/958858
[patent_app_country] => US
[patent_app_date] => 2007-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 4854
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/008/08008102.pdf
[firstpage_image] =>[orig_patent_app_number] => 11958858
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/958858 | Method of forming light emitting devices comprising semiconducting single walled carbon nanotubes | Dec 17, 2007 | Issued |
Array
(
[id] => 6368815
[patent_doc_number] => 20100314699
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-16
[patent_title] => 'ELECTROCHEMICAL SENSOR DEVICE, METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/517858
[patent_app_country] => US
[patent_app_date] => 2007-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4892
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0314/20100314699.pdf
[firstpage_image] =>[orig_patent_app_number] => 12517858
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/517858 | ELECTROCHEMICAL SENSOR DEVICE, METHOD OF MANUFACTURING THE SAME | Dec 6, 2007 | Abandoned |