Search

Brian Joseph Biggi

Examiner (ID: 947)

Most Active Art Unit
3202
Art Unit(s)
2839, 3202, 2833
Total Applications
304
Issued Applications
274
Pending Applications
9
Abandoned Applications
21

Applications

Application numberTitle of the applicationFiling DateStatus
Array ( [id] => 18394954 [patent_doc_number] => 20230163175 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2023-05-25 [patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF [patent_app_type] => utility [patent_app_number] => 17/456572 [patent_app_country] => US [patent_app_date] => 2021-11-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3773 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17456572 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/456572
Semiconductor device and manufacturing method thereof Nov 23, 2021 Issued
Array ( [id] => 17463883 [patent_doc_number] => 20220077189 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-03-10 [patent_title] => Method for in situ Preparation of Antimony-doped Silicon and Silicon Germanium films [patent_app_type] => utility [patent_app_number] => 17/530792 [patent_app_country] => US [patent_app_date] => 2021-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3089 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -12 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17530792 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/530792
Method for in situ preparation of antimony-doped silicon and silicon germanium films Nov 18, 2021 Issued
Array ( [id] => 19138172 [patent_doc_number] => 11973148 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2024-04-30 [patent_title] => Surface damage control in diodes [patent_app_type] => utility [patent_app_number] => 17/530212 [patent_app_country] => US [patent_app_date] => 2021-11-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 23 [patent_no_of_words] => 6563 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17530212 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/530212
Surface damage control in diodes Nov 17, 2021 Issued
Array ( [id] => 20390752 [patent_doc_number] => 12490500 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-12-02 [patent_title] => Semiconductor device and processes for making same [patent_app_type] => utility [patent_app_number] => 17/518657 [patent_app_country] => US [patent_app_date] => 2021-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 38 [patent_figures_cnt] => 38 [patent_no_of_words] => 0 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17518657 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/518657
Semiconductor device and processes for making same Nov 3, 2021 Issued
Array ( [id] => 18999263 [patent_doc_number] => 11916119 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2024-02-27 [patent_title] => Transistor with self-aligned gate and self-aligned source/drain terminal(s) and methods [patent_app_type] => utility [patent_app_number] => 17/517738 [patent_app_country] => US [patent_app_date] => 2021-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 28 [patent_no_of_words] => 12130 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17517738 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/517738
Transistor with self-aligned gate and self-aligned source/drain terminal(s) and methods Nov 2, 2021 Issued
Array ( [id] => 18350211 [patent_doc_number] => 20230138322 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2023-05-04 [patent_title] => MEMORY DEVICE HAVING 2-TRANSISTOR VERTICAL MEMORY CELL AND CONDUCTIVE SHIELD STRUCTURE [patent_app_type] => utility [patent_app_number] => 17/515065 [patent_app_country] => US [patent_app_date] => 2021-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 18698 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -25 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17515065 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/515065
Memory device having 2-transistor vertical memory cell and conductive shield structure Oct 28, 2021 Issued
Array ( [id] => 18335834 [patent_doc_number] => 20230127783 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2023-04-27 [patent_title] => FIELD EFFECT TRANSISTOR WITH REDUCED SOURCE/DRAIN RESISTANCE [patent_app_type] => utility [patent_app_number] => 17/512647 [patent_app_country] => US [patent_app_date] => 2021-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 8712 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17512647 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/512647
FIELD EFFECT TRANSISTOR WITH REDUCED SOURCE/DRAIN RESISTANCE Oct 26, 2021 Abandoned
Array ( [id] => 18333109 [patent_doc_number] => 11638379 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2023-04-25 [patent_title] => Method for forming memory device [patent_app_type] => utility [patent_app_number] => 17/511829 [patent_app_country] => US [patent_app_date] => 2021-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 24 [patent_no_of_words] => 4842 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17511829 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/511829
Method for forming memory device Oct 26, 2021 Issued
Array ( [id] => 19671029 [patent_doc_number] => 12183801 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2024-12-31 [patent_title] => Semiconductor device and method for fabricating the same [patent_app_type] => utility [patent_app_number] => 17/510394 [patent_app_country] => US [patent_app_date] => 2021-10-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 2889 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17510394 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/510394
Semiconductor device and method for fabricating the same Oct 25, 2021 Issued
Array ( [id] => 19584158 [patent_doc_number] => 12150305 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2024-11-19 [patent_title] => Semiconductor memory device and method of manufacturing semiconductor memory device [patent_app_type] => utility [patent_app_number] => 17/511316 [patent_app_country] => US [patent_app_date] => 2021-10-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 38 [patent_figures_cnt] => 39 [patent_no_of_words] => 10574 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17511316 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/511316
Semiconductor memory device and method of manufacturing semiconductor memory device Oct 25, 2021 Issued
Array ( [id] => 19414953 [patent_doc_number] => 12080792 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2024-09-03 [patent_title] => Semiconductor device and method for manufacturing same [patent_app_type] => utility [patent_app_number] => 17/505747 [patent_app_country] => US [patent_app_date] => 2021-10-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 34 [patent_no_of_words] => 6015 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 452 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17505747 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/505747
Semiconductor device and method for manufacturing same Oct 19, 2021 Issued
Array ( [id] => 17833854 [patent_doc_number] => 20220271158 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-08-25 [patent_title] => HYBRID COMPONENT WITH SILICON AND WIDE BANDGAP SEMCONDUCTOR MATERIAL [patent_app_type] => utility [patent_app_number] => 17/487149 [patent_app_country] => US [patent_app_date] => 2021-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 31300 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -27 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17487149 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/487149
Hybrid component with silicon and wide bandgap semconductor material Sep 27, 2021 Issued
Array ( [id] => 17509383 [patent_doc_number] => 20220102486 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-03-31 [patent_title] => SEMICONDUCTOR DEVICE WITH IMPROVED JUNCTION TERMINATION EXTENSION REGION [patent_app_type] => utility [patent_app_number] => 17/484813 [patent_app_country] => US [patent_app_date] => 2021-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5178 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -19 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17484813 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/484813
Semiconductor device with improved junction termination extension region Sep 23, 2021 Issued
Array ( [id] => 18951148 [patent_doc_number] => 11894455 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2024-02-06 [patent_title] => Vertical power devices fabricated using implanted methods [patent_app_type] => utility [patent_app_number] => 17/482019 [patent_app_country] => US [patent_app_date] => 2021-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 37 [patent_figures_cnt] => 62 [patent_no_of_words] => 14124 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17482019 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/482019
Vertical power devices fabricated using implanted methods Sep 21, 2021 Issued
Array ( [id] => 18991342 [patent_doc_number] => 20240063311 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-02-22 [patent_title] => GAN-BASED TRENCH METAL OXIDE SCHOTTKY BARRIER DIODE AND PREPARATION METHOD THEREFOR [patent_app_type] => utility [patent_app_number] => 18/270496 [patent_app_country] => US [patent_app_date] => 2021-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5330 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -11 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18270496 [rel_patent_id] =>[rel_patent_doc_number] =>)
18/270496
GAN-BASED TRENCH METAL OXIDE SCHOTTKY BARRIER DIODE AND PREPARATION METHOD THEREFOR Sep 21, 2021 Pending
Array ( [id] => 17334634 [patent_doc_number] => 20220000965 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-01-06 [patent_title] => METHOD OF FABRICATING AN ELECTRONIC POWER MODULE BY ADDITIVE MANUFACTURING, AND ASSOCIATED SUBSTRATE AND MODULE [patent_app_type] => utility [patent_app_number] => 17/475989 [patent_app_country] => US [patent_app_date] => 2021-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5826 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -6 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17475989 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/475989
Method of fabricating an electronic power module by additive manufacturing, and associated substrate and module Sep 14, 2021 Issued
Array ( [id] => 17886663 [patent_doc_number] => 20220302141 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-09-22 [patent_title] => SEMICONDUCTOR MEMORY DEVICE [patent_app_type] => utility [patent_app_number] => 17/473358 [patent_app_country] => US [patent_app_date] => 2021-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6090 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -19 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17473358 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/473358
SEMICONDUCTOR MEMORY DEVICE Sep 12, 2021 Abandoned
Array ( [id] => 17886788 [patent_doc_number] => 20220302266 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-09-22 [patent_title] => SEMICONDUCTOR DEVICE [patent_app_type] => utility [patent_app_number] => 17/471367 [patent_app_country] => US [patent_app_date] => 2021-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5993 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -7 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17471367 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/471367
Semiconductor device Sep 9, 2021 Issued
Array ( [id] => 17486246 [patent_doc_number] => 20220093750 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-03-24 [patent_title] => METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE [patent_app_type] => utility [patent_app_number] => 17/471599 [patent_app_country] => US [patent_app_date] => 2021-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6087 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -8 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17471599 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/471599
Method of manufacturing semiconductor device Sep 9, 2021 Issued
Array ( [id] => 17886824 [patent_doc_number] => 20220302302 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-09-22 [patent_title] => SEMICONDUCTOR DEVICE [patent_app_type] => utility [patent_app_number] => 17/470647 [patent_app_country] => US [patent_app_date] => 2021-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6149 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -5 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17470647 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/470647
Semiconductor device Sep 8, 2021 Issued
Menu