
Brian K. Young
Examiner (ID: 3088, Phone: (571)272-1816 , Office: P/2845 )
| Most Active Art Unit | 2819 |
| Art Unit(s) | 2819, 2107, 2845, 2104 |
| Total Applications | 2839 |
| Issued Applications | 2669 |
| Pending Applications | 75 |
| Abandoned Applications | 102 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16835819
[patent_doc_number] => 11012083
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-05-18
[patent_title] => Voltage-to-time-to-digital converter (VTDC) with coarse analog-to-digital converter (ADC)
[patent_app_type] => utility
[patent_app_number] => 17/169598
[patent_app_country] => US
[patent_app_date] => 2021-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 5068
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17169598
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/169598 | Voltage-to-time-to-digital converter (VTDC) with coarse analog-to-digital converter (ADC) | Feb 7, 2021 | Issued |
Array
(
[id] => 16737287
[patent_doc_number] => 10962933
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-03-30
[patent_title] => Multibit per stage pipelined time-to-digital converter (TDC)
[patent_app_type] => utility
[patent_app_number] => 17/125089
[patent_app_country] => US
[patent_app_date] => 2020-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 23
[patent_no_of_words] => 10442
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17125089
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/125089 | Multibit per stage pipelined time-to-digital converter (TDC) | Dec 16, 2020 | Issued |
Array
(
[id] => 16732015
[patent_doc_number] => 20210099163
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-01
[patent_title] => Delay Circuit, Time To Digital Converter, And A/D Conversion Circuit
[patent_app_type] => utility
[patent_app_number] => 17/036177
[patent_app_country] => US
[patent_app_date] => 2020-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17348
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 215
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17036177
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/036177 | Delay circuit, time to digital converter, and A/D conversion circuit | Sep 28, 2020 | Issued |
Array
(
[id] => 16881784
[patent_doc_number] => 11031948
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-06-08
[patent_title] => Diagnostic system
[patent_app_type] => utility
[patent_app_number] => 17/034738
[patent_app_country] => US
[patent_app_date] => 2020-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5425
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17034738
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/034738 | Diagnostic system | Sep 27, 2020 | Issued |
Array
(
[id] => 16974236
[patent_doc_number] => 11070221
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-07-20
[patent_title] => Analog to digital converter device and method for calibrating clock skew
[patent_app_type] => utility
[patent_app_number] => 17/015093
[patent_app_country] => US
[patent_app_date] => 2020-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6144
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17015093
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/015093 | Analog to digital converter device and method for calibrating clock skew | Sep 8, 2020 | Issued |
Array
(
[id] => 16846578
[patent_doc_number] => 11018684
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-05-25
[patent_title] => Hybrid pipeline analog-to-digital converter
[patent_app_type] => utility
[patent_app_number] => 17/005076
[patent_app_country] => US
[patent_app_date] => 2020-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 16398
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 243
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17005076
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/005076 | Hybrid pipeline analog-to-digital converter | Aug 26, 2020 | Issued |
Array
(
[id] => 16911905
[patent_doc_number] => 11043958
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-22
[patent_title] => Time-interleaved noise-shaping successive-approximation analog-to-digital converter
[patent_app_type] => utility
[patent_app_number] => 16/990016
[patent_app_country] => US
[patent_app_date] => 2020-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4190
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16990016
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/990016 | Time-interleaved noise-shaping successive-approximation analog-to-digital converter | Aug 10, 2020 | Issued |
Array
(
[id] => 16669140
[patent_doc_number] => 10938402
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-03-02
[patent_title] => Successive approximation register analog-to-digital converter
[patent_app_type] => utility
[patent_app_number] => 16/942126
[patent_app_country] => US
[patent_app_date] => 2020-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1560
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16942126
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/942126 | Successive approximation register analog-to-digital converter | Jul 28, 2020 | Issued |
Array
(
[id] => 16846582
[patent_doc_number] => 11018688
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-05-25
[patent_title] => DTC device and method based on capacitive DAC charging
[patent_app_type] => utility
[patent_app_number] => 16/932552
[patent_app_country] => US
[patent_app_date] => 2020-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 10967
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16932552
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/932552 | DTC device and method based on capacitive DAC charging | Jul 16, 2020 | Issued |
Array
(
[id] => 17003226
[patent_doc_number] => 11082057
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-03
[patent_title] => Dynamic common mode control
[patent_app_type] => utility
[patent_app_number] => 16/928244
[patent_app_country] => US
[patent_app_date] => 2020-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5484
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 38
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16928244
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/928244 | Dynamic common mode control | Jul 13, 2020 | Issued |
Array
(
[id] => 17122669
[patent_doc_number] => 11133818
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-09-28
[patent_title] => Interpolation digital-to-analog converter (DAC)
[patent_app_type] => utility
[patent_app_number] => 16/908936
[patent_app_country] => US
[patent_app_date] => 2020-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 22
[patent_no_of_words] => 9004
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 260
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16908936
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/908936 | Interpolation digital-to-analog converter (DAC) | Jun 22, 2020 | Issued |
Array
(
[id] => 16464811
[patent_doc_number] => 10848178
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-11-24
[patent_title] => Compressor, adder circuit and operation method thereof
[patent_app_type] => utility
[patent_app_number] => 16/908690
[patent_app_country] => US
[patent_app_date] => 2020-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 7151
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16908690
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/908690 | Compressor, adder circuit and operation method thereof | Jun 21, 2020 | Issued |
Array
(
[id] => 16496441
[patent_doc_number] => 10862498
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-12-08
[patent_title] => Calibration circuit and calibration method for ADC
[patent_app_type] => utility
[patent_app_number] => 16/905284
[patent_app_country] => US
[patent_app_date] => 2020-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4039
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 268
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16905284
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/905284 | Calibration circuit and calibration method for ADC | Jun 17, 2020 | Issued |
Array
(
[id] => 17063786
[patent_doc_number] => 11108405
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-31
[patent_title] => Devices and methods for compression and decompression
[patent_app_type] => utility
[patent_app_number] => 16/903804
[patent_app_country] => US
[patent_app_date] => 2020-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 7408
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16903804
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/903804 | Devices and methods for compression and decompression | Jun 16, 2020 | Issued |
Array
(
[id] => 16700603
[patent_doc_number] => 10951223
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-16
[patent_title] => Current signal generation useful for sampling
[patent_app_type] => utility
[patent_app_number] => 16/902854
[patent_app_country] => US
[patent_app_date] => 2020-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 16
[patent_no_of_words] => 16378
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 273
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16902854
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/902854 | Current signal generation useful for sampling | Jun 15, 2020 | Issued |
Array
(
[id] => 16333172
[patent_doc_number] => 20200304138
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-24
[patent_title] => SEGMENTED DIGITAL-TO-ANALOG CONVERTER
[patent_app_type] => utility
[patent_app_number] => 16/896275
[patent_app_country] => US
[patent_app_date] => 2020-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8910
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16896275
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/896275 | Segmented digital-to-analog converter | Jun 8, 2020 | Issued |
Array
(
[id] => 16472401
[patent_doc_number] => 20200373939
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-26
[patent_title] => Ratiometric Gain Error Calibration Schemes for Delta-Sigma ADCs with Programmable Gain Amplifier Input Stages
[patent_app_type] => utility
[patent_app_number] => 16/879941
[patent_app_country] => US
[patent_app_date] => 2020-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10612
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16879941
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/879941 | Ratiometric gain error calibration schemes for delta-sigma ADCs with programmable gain amplifier input stages | May 20, 2020 | Issued |
Array
(
[id] => 16472400
[patent_doc_number] => 20200373938
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-26
[patent_title] => Ratiometric Gain Error Calibration Schemes for Delta-Sigma ADCs with Capacitive Gain Input Stages
[patent_app_type] => utility
[patent_app_number] => 16/879917
[patent_app_country] => US
[patent_app_date] => 2020-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9048
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16879917
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/879917 | Ratiometric gain error calibration schemes for delta-sigma ADCs with capacitive gain input stages | May 20, 2020 | Issued |
Array
(
[id] => 16242270
[patent_doc_number] => 20200259504
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-13
[patent_title] => DECOMPRESSION OF MODEL PARAMETERS USING FUNCTIONS BASED UPON CUMULATIVE COUNT DISTRIBUTIONS
[patent_app_type] => utility
[patent_app_number] => 16/865207
[patent_app_country] => US
[patent_app_date] => 2020-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6727
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16865207
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/865207 | Decompression of model parameters using functions based upon cumulative count distributions | Apr 30, 2020 | Issued |
Array
(
[id] => 16789865
[patent_doc_number] => 10992308
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-04-27
[patent_title] => In-situ measurement of the delay between the envelope and the RF signal in envelope-tracking systems
[patent_app_type] => utility
[patent_app_number] => 16/862385
[patent_app_country] => US
[patent_app_date] => 2020-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 3983
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16862385
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/862385 | In-situ measurement of the delay between the envelope and the RF signal in envelope-tracking systems | Apr 28, 2020 | Issued |