
Brian K. Young
Examiner (ID: 19068, Phone: (571)272-1816 , Office: P/2845 )
| Most Active Art Unit | 2819 |
| Art Unit(s) | 2819, 2104, 2845, 2107 |
| Total Applications | 2839 |
| Issued Applications | 2669 |
| Pending Applications | 75 |
| Abandoned Applications | 102 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 13978007
[patent_doc_number] => 10218376
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-02-26
[patent_title] => Capacitive digital-to-analog converter
[patent_app_type] => utility
[patent_app_number] => 15/807482
[patent_app_country] => US
[patent_app_date] => 2017-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 5281
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15807482
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/807482 | Capacitive digital-to-analog converter | Nov 7, 2017 | Issued |
Array
(
[id] => 14239659
[patent_doc_number] => 20190132002
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-02
[patent_title] => DATA COMPRESSION AND DECOMPRESSION
[patent_app_type] => utility
[patent_app_number] => 15/794272
[patent_app_country] => US
[patent_app_date] => 2017-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9153
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15794272
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/794272 | Data compression and decompression | Oct 25, 2017 | Issued |
Array
(
[id] => 12555927
[patent_doc_number] => 10014874
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-07-03
[patent_title] => System and method of minimizing differential non-linearity (DNL) for high resolution current steering DAC
[patent_app_type] => utility
[patent_app_number] => 15/792563
[patent_app_country] => US
[patent_app_date] => 2017-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 3034
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15792563
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/792563 | System and method of minimizing differential non-linearity (DNL) for high resolution current steering DAC | Oct 23, 2017 | Issued |
Array
(
[id] => 12575640
[patent_doc_number] => 10020817
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-07-10
[patent_title] => Segmented digital-to-analog converter
[patent_app_type] => utility
[patent_app_number] => 15/790986
[patent_app_country] => US
[patent_app_date] => 2017-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 45
[patent_no_of_words] => 8835
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15790986
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/790986 | Segmented digital-to-analog converter | Oct 22, 2017 | Issued |
Array
(
[id] => 13020547
[patent_doc_number] => 10033400
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-07-24
[patent_title] => Analog-to-digital converter verification using quantization noise properties
[patent_app_type] => utility
[patent_app_number] => 15/787420
[patent_app_country] => US
[patent_app_date] => 2017-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 42
[patent_no_of_words] => 9685
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15787420
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/787420 | Analog-to-digital converter verification using quantization noise properties | Oct 17, 2017 | Issued |
Array
(
[id] => 12900388
[patent_doc_number] => 20180191971
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-05
[patent_title] => ANALOG-TO-DIGITAL CONVERTER AND ANALOG-TO-DIGITAL CONVERSION METHOD
[patent_app_type] => utility
[patent_app_number] => 15/727795
[patent_app_country] => US
[patent_app_date] => 2017-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10257
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15727795
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/727795 | Analog-to-digital converter and analog-to-digital conversion method | Oct 8, 2017 | Issued |
Array
(
[id] => 12295887
[patent_doc_number] => 09935652
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-04-03
[patent_title] => Data compression by hamming distance categorization
[patent_app_type] => utility
[patent_app_number] => 15/722073
[patent_app_country] => US
[patent_app_date] => 2017-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4561
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15722073
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/722073 | Data compression by hamming distance categorization | Oct 1, 2017 | Issued |
Array
(
[id] => 12781096
[patent_doc_number] => 20180152200
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-31
[patent_title] => TECHNOLOGIES FOR DETERMINISTIC CONSTANT-TIME DATA COMPRESSION
[patent_app_type] => utility
[patent_app_number] => 15/720920
[patent_app_country] => US
[patent_app_date] => 2017-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11345
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15720920
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/720920 | Technologies for deterministic constant-time data compression | Sep 28, 2017 | Issued |
Array
(
[id] => 12781096
[patent_doc_number] => 20180152200
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-31
[patent_title] => TECHNOLOGIES FOR DETERMINISTIC CONSTANT-TIME DATA COMPRESSION
[patent_app_type] => utility
[patent_app_number] => 15/720920
[patent_app_country] => US
[patent_app_date] => 2017-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11345
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15720920
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/720920 | Technologies for deterministic constant-time data compression | Sep 28, 2017 | Issued |
Array
(
[id] => 12781096
[patent_doc_number] => 20180152200
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-31
[patent_title] => TECHNOLOGIES FOR DETERMINISTIC CONSTANT-TIME DATA COMPRESSION
[patent_app_type] => utility
[patent_app_number] => 15/720920
[patent_app_country] => US
[patent_app_date] => 2017-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11345
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15720920
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/720920 | Technologies for deterministic constant-time data compression | Sep 28, 2017 | Issued |
Array
(
[id] => 12256722
[patent_doc_number] => 09928870
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-03-27
[patent_title] => 'System and method for providing an output signal without or with reduced jitter based upon an input signal notwithstanding phase changes in a clock signal'
[patent_app_type] => utility
[patent_app_number] => 15/720036
[patent_app_country] => US
[patent_app_date] => 2017-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 14438
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 330
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15720036
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/720036 | System and method for providing an output signal without or with reduced jitter based upon an input signal notwithstanding phase changes in a clock signal | Sep 28, 2017 | Issued |
Array
(
[id] => 12781096
[patent_doc_number] => 20180152200
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-31
[patent_title] => TECHNOLOGIES FOR DETERMINISTIC CONSTANT-TIME DATA COMPRESSION
[patent_app_type] => utility
[patent_app_number] => 15/720920
[patent_app_country] => US
[patent_app_date] => 2017-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11345
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15720920
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/720920 | Technologies for deterministic constant-time data compression | Sep 28, 2017 | Issued |
Array
(
[id] => 13044443
[patent_doc_number] => 10044368
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-08-07
[patent_title] => Sigma delta analog to digital converter
[patent_app_type] => utility
[patent_app_number] => 15/716252
[patent_app_country] => US
[patent_app_date] => 2017-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 3562
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15716252
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/716252 | Sigma delta analog to digital converter | Sep 25, 2017 | Issued |
Array
(
[id] => 12555924
[patent_doc_number] => 10014873
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-07-03
[patent_title] => Resistor ladder digital-to-analog converter with mismatch correction and method therefor
[patent_app_type] => utility
[patent_app_number] => 15/714230
[patent_app_country] => US
[patent_app_date] => 2017-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5319
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15714230
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/714230 | Resistor ladder digital-to-analog converter with mismatch correction and method therefor | Sep 24, 2017 | Issued |
Array
(
[id] => 12215519
[patent_doc_number] => 09912340
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-03-06
[patent_title] => 'Generating gradient waveform'
[patent_app_type] => utility
[patent_app_number] => 15/697371
[patent_app_country] => US
[patent_app_date] => 2017-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 5539
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15697371
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/697371 | Generating gradient waveform | Sep 5, 2017 | Issued |
Array
(
[id] => 12555936
[patent_doc_number] => 10014877
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-07-03
[patent_title] => Multi-segmented all logic DAC
[patent_app_type] => utility
[patent_app_number] => 15/694259
[patent_app_country] => US
[patent_app_date] => 2017-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3317
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15694259
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/694259 | Multi-segmented all logic DAC | Aug 31, 2017 | Issued |
Array
(
[id] => 13998113
[patent_doc_number] => 20190068214
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-28
[patent_title] => PAD ASYMMETRY COMPENSATION
[patent_app_type] => utility
[patent_app_number] => 15/690728
[patent_app_country] => US
[patent_app_date] => 2017-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2950
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15690728
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/690728 | Pad asymmetry compensation | Aug 29, 2017 | Issued |
Array
(
[id] => 12236444
[patent_doc_number] => 20180069307
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-08
[patent_title] => 'COUPLING REDUCTION METHOD FOR ANTENNAS IN PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 15/685885
[patent_app_country] => US
[patent_app_date] => 2017-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5181
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15685885
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/685885 | Coupling reduction method for antennas in package | Aug 23, 2017 | Issued |
Array
(
[id] => 12236444
[patent_doc_number] => 20180069307
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-08
[patent_title] => 'COUPLING REDUCTION METHOD FOR ANTENNAS IN PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 15/685885
[patent_app_country] => US
[patent_app_date] => 2017-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5181
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15685885
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/685885 | Coupling reduction method for antennas in package | Aug 23, 2017 | Issued |
Array
(
[id] => 14301627
[patent_doc_number] => 10290950
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-05-14
[patent_title] => Dual-band GPS antenna with horizontal polarization
[patent_app_type] => utility
[patent_app_number] => 15/684560
[patent_app_country] => US
[patent_app_date] => 2017-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4602
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15684560
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/684560 | Dual-band GPS antenna with horizontal polarization | Aug 22, 2017 | Issued |