
Brian K. Young
Examiner (ID: 3088, Phone: (571)272-1816 , Office: P/2845 )
| Most Active Art Unit | 2819 |
| Art Unit(s) | 2819, 2107, 2845, 2104 |
| Total Applications | 2839 |
| Issued Applications | 2669 |
| Pending Applications | 75 |
| Abandoned Applications | 102 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15402081
[patent_doc_number] => 10541706
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-21
[patent_title] => Dynamic-zoom analog to digital converter (ADC) having a coarse flash ADC and a fine passive single-bit modulator
[patent_app_type] => utility
[patent_app_number] => 15/990013
[patent_app_country] => US
[patent_app_date] => 2018-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6431
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15990013
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/990013 | Dynamic-zoom analog to digital converter (ADC) having a coarse flash ADC and a fine passive single-bit modulator | May 24, 2018 | Issued |
Array
(
[id] => 15186275
[patent_doc_number] => 20190363729
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-28
[patent_title] => High-Speed DAC
[patent_app_type] => utility
[patent_app_number] => 15/989081
[patent_app_country] => US
[patent_app_date] => 2018-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7471
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15989081
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/989081 | High-speed DAC | May 23, 2018 | Issued |
Array
(
[id] => 15358791
[patent_doc_number] => 10528009
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-07
[patent_title] => Phase compensated PLL
[patent_app_type] => utility
[patent_app_number] => 15/988838
[patent_app_country] => US
[patent_app_date] => 2018-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 4604
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15988838
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/988838 | Phase compensated PLL | May 23, 2018 | Issued |
Array
(
[id] => 14065177
[patent_doc_number] => 10236904
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-03-19
[patent_title] => Digtal-to-analog conversion circuit and method thereof, and display apparatus
[patent_app_type] => utility
[patent_app_number] => 15/987201
[patent_app_country] => US
[patent_app_date] => 2018-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 4395
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 311
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15987201
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/987201 | Digtal-to-analog conversion circuit and method thereof, and display apparatus | May 22, 2018 | Issued |
Array
(
[id] => 15079195
[patent_doc_number] => 10469102
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-05
[patent_title] => Electronic device for compressing data and method for operating the same
[patent_app_type] => utility
[patent_app_number] => 15/979904
[patent_app_country] => US
[patent_app_date] => 2018-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 15595
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15979904
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/979904 | Electronic device for compressing data and method for operating the same | May 14, 2018 | Issued |
Array
(
[id] => 13421319
[patent_doc_number] => 20180262202
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-13
[patent_title] => METHOD AND APPARATUS FOR ANALOG TO DIGITAL ERROR CONVERSION WITH MULTIPLE SYMMETRIC TRANSFER FUNCTIONS
[patent_app_type] => utility
[patent_app_number] => 15/977826
[patent_app_country] => US
[patent_app_date] => 2018-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14939
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15977826
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/977826 | Method and apparatus for analog to digital error conversion with multiple symmetric transfer functions | May 10, 2018 | Issued |
Array
(
[id] => 15548907
[patent_doc_number] => 10574249
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-02-25
[patent_title] => Capacitor structure with correlated error mitigation and improved systematic mismatch in technologies with multiple patterning
[patent_app_type] => utility
[patent_app_number] => 15/969547
[patent_app_country] => US
[patent_app_date] => 2018-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 5022
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15969547
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/969547 | Capacitor structure with correlated error mitigation and improved systematic mismatch in technologies with multiple patterning | May 1, 2018 | Issued |
Array
(
[id] => 15358913
[patent_doc_number] => 10528070
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-07
[patent_title] => Power-cycling voltage reference
[patent_app_type] => utility
[patent_app_number] => 15/969175
[patent_app_country] => US
[patent_app_date] => 2018-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 5839
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15969175
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/969175 | Power-cycling voltage reference | May 1, 2018 | Issued |
Array
(
[id] => 13294341
[patent_doc_number] => 10158374
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-12-18
[patent_title] => Sigma delta modulator
[patent_app_type] => utility
[patent_app_number] => 15/968744
[patent_app_country] => US
[patent_app_date] => 2018-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3431
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15968744
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/968744 | Sigma delta modulator | Apr 30, 2018 | Issued |
Array
(
[id] => 14269285
[patent_doc_number] => 10284218
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-05-07
[patent_title] => Voltage window
[patent_app_type] => utility
[patent_app_number] => 15/964410
[patent_app_country] => US
[patent_app_date] => 2018-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 7625
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15964410
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/964410 | Voltage window | Apr 26, 2018 | Issued |
Array
(
[id] => 15047073
[patent_doc_number] => 20190334541
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-31
[patent_title] => MASSIVELY PARALLEL THREE DIMENSIONAL PER PIXEL SINGLE SLOPE ANALOG TO DIGITAL CONVERTER
[patent_app_type] => utility
[patent_app_number] => 15/964511
[patent_app_country] => US
[patent_app_date] => 2018-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2995
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15964511
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/964511 | Massively parallel three dimensional per pixel single slope analog to digital converter | Apr 26, 2018 | Issued |
Array
(
[id] => 14368367
[patent_doc_number] => 10305505
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-05-28
[patent_title] => Interpolation digital-to-analog converter (DAC)
[patent_app_type] => utility
[patent_app_number] => 15/962690
[patent_app_country] => US
[patent_app_date] => 2018-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 22
[patent_no_of_words] => 8996
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15962690
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/962690 | Interpolation digital-to-analog converter (DAC) | Apr 24, 2018 | Issued |
Array
(
[id] => 14527329
[patent_doc_number] => 10340938
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-07-02
[patent_title] => Analog to digital convertor (ADC) using a common input stage and multiple parallel comparators
[patent_app_type] => utility
[patent_app_number] => 15/961460
[patent_app_country] => US
[patent_app_date] => 2018-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 10961
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15961460
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/961460 | Analog to digital convertor (ADC) using a common input stage and multiple parallel comparators | Apr 23, 2018 | Issued |
Array
(
[id] => 14152883
[patent_doc_number] => 10256835
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-09
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/955460
[patent_app_country] => US
[patent_app_date] => 2018-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7403
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15955460
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/955460 | Semiconductor device | Apr 16, 2018 | Issued |
Array
(
[id] => 14254069
[patent_doc_number] => 10277247
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-04-30
[patent_title] => Stateful compression scheme for efficient packing of kinematic data
[patent_app_type] => utility
[patent_app_number] => 15/950913
[patent_app_country] => US
[patent_app_date] => 2018-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 8768
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15950913
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/950913 | Stateful compression scheme for efficient packing of kinematic data | Apr 10, 2018 | Issued |
Array
(
[id] => 13350893
[patent_doc_number] => 20180226986
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-09
[patent_title] => CODING METHOD, CODING DEVICE, DECODING METHOD, AND DECODING DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/940081
[patent_app_country] => US
[patent_app_date] => 2018-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9409
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -2
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15940081
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/940081 | Coding method, coding device, decoding method, and decoding device | Mar 28, 2018 | Issued |
Array
(
[id] => 13133037
[patent_doc_number] => 10084464
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-09-25
[patent_title] => Ad converter, semiconductor integrated circuit, and rotation detector
[patent_app_type] => utility
[patent_app_number] => 15/938656
[patent_app_country] => US
[patent_app_date] => 2018-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 5129
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 279
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15938656
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/938656 | Ad converter, semiconductor integrated circuit, and rotation detector | Mar 27, 2018 | Issued |
Array
(
[id] => 13977791
[patent_doc_number] => 10218268
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-02-26
[patent_title] => Voltage reference circuit and method of providing a voltage reference
[patent_app_type] => utility
[patent_app_number] => 15/936122
[patent_app_country] => US
[patent_app_date] => 2018-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 21
[patent_no_of_words] => 6556
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15936122
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/936122 | Voltage reference circuit and method of providing a voltage reference | Mar 25, 2018 | Issued |
Array
(
[id] => 14896267
[patent_doc_number] => 20190291899
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-26
[patent_title] => SYSTEM AND METHOD FOR GENERATION OF DITHERED EXCITATION SIGNALS
[patent_app_type] => utility
[patent_app_number] => 15/934124
[patent_app_country] => US
[patent_app_date] => 2018-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 36937
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15934124
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/934124 | System and method for generation of dithered excitation signals | Mar 22, 2018 | Issued |
Array
(
[id] => 13770843
[patent_doc_number] => 10177775
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-01-08
[patent_title] => Current source noise cancellation
[patent_app_type] => utility
[patent_app_number] => 15/927157
[patent_app_country] => US
[patent_app_date] => 2018-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 4764
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15927157
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/927157 | Current source noise cancellation | Mar 20, 2018 | Issued |