Brian N Vinson
Examiner (ID: 7682)
Most Active Art Unit | 2911 |
Art Unit(s) | 2901, 2913, 2900, 2911 |
Total Applications | 12035 |
Issued Applications | 11910 |
Pending Applications | 2 |
Abandoned Applications | 123 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 17145445
[patent_doc_number] => 20210313458
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-07
[patent_title] => FIELD-EFFECT BIPOLAR TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 17/267752
[patent_app_country] => US
[patent_app_date] => 2019-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4245
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -38
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17267752
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/267752 | FIELD-EFFECT BIPOLAR TRANSISTOR | Aug 15, 2019 | Pending |
Array
(
[id] => 18120765
[patent_doc_number] => 11552164
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-10
[patent_title] => Semiconductor device and manufacturing method therefor
[patent_app_type] => utility
[patent_app_number] => 17/265565
[patent_app_country] => US
[patent_app_date] => 2019-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 4312
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 244
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17265565
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/265565 | Semiconductor device and manufacturing method therefor | Aug 8, 2019 | Issued |
Array
(
[id] => 17115851
[patent_doc_number] => 20210296448
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-23
[patent_title] => SiC SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/266028
[patent_app_country] => US
[patent_app_date] => 2019-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 52571
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17266028
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/266028 | SiC semiconductor device | Aug 7, 2019 | Issued |
Array
(
[id] => 17085741
[patent_doc_number] => 20210280748
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-09
[patent_title] => Electromagnetic Radiation Emitting Device and Method of Applying a Converter Layer to an Electromagnetic Radiation Emitting Device
[patent_app_type] => utility
[patent_app_number] => 17/265475
[patent_app_country] => US
[patent_app_date] => 2019-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5782
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17265475
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/265475 | Electromagnetic Radiation Emitting Device and Method of Applying a Converter Layer to an Electromagnetic Radiation Emitting Device | Aug 1, 2019 | Pending |
Array
(
[id] => 15462697
[patent_doc_number] => 20200044173
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => LIGHT EMITTING DEVICE, METHOD OF MANUFACTURING SAME AND DISPLAY DEVICE INCLUDING SAME
[patent_app_type] => utility
[patent_app_number] => 16/530253
[patent_app_country] => US
[patent_app_date] => 2019-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19461
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -38
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16530253
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/530253 | Light emitting device, method of manufacturing same and display device including same | Aug 1, 2019 | Issued |
Array
(
[id] => 16617535
[patent_doc_number] => 20210036188
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-04
[patent_title] => LIGHT EMITTING DIODE STRUCTURE AND METHOD OF MANUFACTURING THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/524202
[patent_app_country] => US
[patent_app_date] => 2019-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7307
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16524202
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/524202 | Light emitting diode structure and method of manufacturing thereof | Jul 28, 2019 | Issued |
Array
(
[id] => 16601632
[patent_doc_number] => 20210028163
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-28
[patent_title] => AREA-EFFICIENT BI-DIRECTIONAL ESD STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/518304
[patent_app_country] => US
[patent_app_date] => 2019-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11846
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 293
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16518304
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/518304 | Area-efficient bi-directional ESD structure | Jul 21, 2019 | Issued |
Array
(
[id] => 16746459
[patent_doc_number] => 10971460
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-06
[patent_title] => Integrated devices in semiconductor packages and methods of forming same
[patent_app_type] => utility
[patent_app_number] => 16/511245
[patent_app_country] => US
[patent_app_date] => 2019-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 35
[patent_no_of_words] => 11497
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16511245
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/511245 | Integrated devices in semiconductor packages and methods of forming same | Jul 14, 2019 | Issued |
Array
(
[id] => 15370051
[patent_doc_number] => 20200020790
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-16
[patent_title] => Heterostructure of an Electronic Circuit Having a Semiconductor Device
[patent_app_type] => utility
[patent_app_number] => 16/509022
[patent_app_country] => US
[patent_app_date] => 2019-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6650
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16509022
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/509022 | Heterostructure of an electronic circuit having a semiconductor device | Jul 10, 2019 | Issued |
Array
(
[id] => 17668572
[patent_doc_number] => 11362277
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-14
[patent_title] => Sidewall protection for PCRAM device
[patent_app_type] => utility
[patent_app_number] => 16/509105
[patent_app_country] => US
[patent_app_date] => 2019-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 10758
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16509105
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/509105 | Sidewall protection for PCRAM device | Jul 10, 2019 | Issued |
Array
(
[id] => 15688337
[patent_doc_number] => 20200098832
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-26
[patent_title] => UV-LED AND DISPLAY
[patent_app_type] => utility
[patent_app_number] => 16/509053
[patent_app_country] => US
[patent_app_date] => 2019-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4589
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16509053
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/509053 | UV-LED and display | Jul 10, 2019 | Issued |
Array
(
[id] => 15045953
[patent_doc_number] => 20190333981
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-31
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/504943
[patent_app_country] => US
[patent_app_date] => 2019-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4130
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16504943
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/504943 | Display device | Jul 7, 2019 | Issued |
Array
(
[id] => 15045525
[patent_doc_number] => 20190333767
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-31
[patent_title] => DEPLETION MODE SEMICONDUCTOR DEVICES INCLUDING CURRENT DEPENDENT RESISTANCE
[patent_app_type] => utility
[patent_app_number] => 16/502771
[patent_app_country] => US
[patent_app_date] => 2019-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12849
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -34
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16502771
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/502771 | Depletion mode semiconductor devices including current dependent resistance | Jul 2, 2019 | Issued |
Array
(
[id] => 18670101
[patent_doc_number] => 11777013
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-03
[patent_title] => Channel formation for three dimensional transistors
[patent_app_type] => utility
[patent_app_number] => 16/457626
[patent_app_country] => US
[patent_app_date] => 2019-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 21
[patent_no_of_words] => 10313
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16457626
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/457626 | Channel formation for three dimensional transistors | Jun 27, 2019 | Issued |
Array
(
[id] => 16820169
[patent_doc_number] => 11005009
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-11
[patent_title] => Light emitting device and fabricating method thereof
[patent_app_type] => utility
[patent_app_number] => 16/456821
[patent_app_country] => US
[patent_app_date] => 2019-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 31
[patent_no_of_words] => 9178
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16456821
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/456821 | Light emitting device and fabricating method thereof | Jun 27, 2019 | Issued |
Array
(
[id] => 17863030
[patent_doc_number] => 11444192
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-09-13
[patent_title] => MOSFET in sic with self-aligned lateral MOS channel
[patent_app_type] => utility
[patent_app_number] => 17/256952
[patent_app_country] => US
[patent_app_date] => 2019-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 39
[patent_no_of_words] => 6311
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 437
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17256952
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/256952 | MOSFET in sic with self-aligned lateral MOS channel | Jun 27, 2019 | Issued |
Array
(
[id] => 16545224
[patent_doc_number] => 20200411639
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-31
[patent_title] => DEVICES WITH AIR GAPPING BETWEEN STACKED TRANSISTORS AND PROCESS FOR PROVIDING SUCH
[patent_app_type] => utility
[patent_app_number] => 16/455671
[patent_app_country] => US
[patent_app_date] => 2019-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7740
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16455671
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/455671 | DEVICES WITH AIR GAPPING BETWEEN STACKED TRANSISTORS AND PROCESS FOR PROVIDING SUCH | Jun 26, 2019 | Abandoned |
Array
(
[id] => 15703593
[patent_doc_number] => 10607984
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-31
[patent_title] => High voltage bipolar structure for improved pulse width scalability
[patent_app_type] => utility
[patent_app_number] => 16/445188
[patent_app_country] => US
[patent_app_date] => 2019-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 3191
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16445188
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/445188 | High voltage bipolar structure for improved pulse width scalability | Jun 17, 2019 | Issued |
Array
(
[id] => 14900205
[patent_doc_number] => 20190293868
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-26
[patent_title] => Etchant and Etching Process for Substrate of a Semiconductor Device
[patent_app_type] => utility
[patent_app_number] => 16/441785
[patent_app_country] => US
[patent_app_date] => 2019-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6736
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16441785
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/441785 | Etchant and etching process for substrate of a semiconductor device | Jun 13, 2019 | Issued |
Array
(
[id] => 14904411
[patent_doc_number] => 20190295971
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-26
[patent_title] => Solderless Interconnection Structure and Method of Forming Same
[patent_app_type] => utility
[patent_app_number] => 16/436626
[patent_app_country] => US
[patent_app_date] => 2019-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2904
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16436626
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/436626 | Solderless interconnection structure and method of forming same | Jun 9, 2019 | Issued |